Search
lxdream.org :: lxdream/src/aica/armcore.c
lxdream 0.9.1
released Jun 29
Download Now
filename src/aica/armcore.c
changeset 73:0bb57e51ac9e
prev66:2ec5b6eb75e5
next80:1d59b19eb505
author nkeynes
date Thu Jan 12 11:30:19 2006 +0000 (16 years ago)
permissions -rw-r--r--
last change Render multiple samples per shot, should be mildly faster
Move timer logic down into armcore
Minor tweaks
file annotate diff log raw
nkeynes@30
     1
/**
nkeynes@73
     2
 * $Id: armcore.c,v 1.17 2006-01-12 11:30:19 nkeynes Exp $
nkeynes@30
     3
 * 
nkeynes@30
     4
 * ARM7TDMI CPU emulation core.
nkeynes@30
     5
 *
nkeynes@30
     6
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@30
     7
 *
nkeynes@30
     8
 * This program is free software; you can redistribute it and/or modify
nkeynes@30
     9
 * it under the terms of the GNU General Public License as published by
nkeynes@30
    10
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@30
    11
 * (at your option) any later version.
nkeynes@30
    12
 *
nkeynes@30
    13
 * This program is distributed in the hope that it will be useful,
nkeynes@30
    14
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@30
    15
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@30
    16
 * GNU General Public License for more details.
nkeynes@30
    17
 */
nkeynes@2
    18
nkeynes@37
    19
#define MODULE aica_module
nkeynes@37
    20
#include "dream.h"
nkeynes@73
    21
#include "mem.h"
nkeynes@7
    22
#include "aica/armcore.h"
nkeynes@73
    23
#include "aica/aica.h"
nkeynes@2
    24
nkeynes@51
    25
#define STM_R15_OFFSET 12
nkeynes@51
    26
nkeynes@2
    27
struct arm_registers armr;
nkeynes@2
    28
nkeynes@35
    29
void arm_set_mode( int mode );
nkeynes@35
    30
nkeynes@35
    31
uint32_t arm_exceptions[][2] = {{ MODE_SVC, 0x00000000 },
nkeynes@35
    32
				{ MODE_UND, 0x00000004 },
nkeynes@35
    33
				{ MODE_SVC, 0x00000008 },
nkeynes@35
    34
				{ MODE_ABT, 0x0000000C },
nkeynes@35
    35
				{ MODE_ABT, 0x00000010 },
nkeynes@35
    36
				{ MODE_IRQ, 0x00000018 },
nkeynes@35
    37
				{ MODE_FIQ, 0x0000001C } };
nkeynes@35
    38
nkeynes@35
    39
#define EXC_RESET 0
nkeynes@35
    40
#define EXC_UNDEFINED 1
nkeynes@35
    41
#define EXC_SOFTWARE 2
nkeynes@35
    42
#define EXC_PREFETCH_ABORT 3
nkeynes@35
    43
#define EXC_DATA_ABORT 4
nkeynes@35
    44
#define EXC_IRQ 5
nkeynes@35
    45
#define EXC_FAST_IRQ 6
nkeynes@35
    46
nkeynes@35
    47
uint32_t arm_cpu_freq = ARM_BASE_RATE;
nkeynes@35
    48
uint32_t arm_cpu_period = 1000 / ARM_BASE_RATE;
nkeynes@35
    49
nkeynes@73
    50
#define CYCLES_PER_SAMPLE ((ARM_BASE_RATE * 1000000) / AICA_SAMPLE_RATE)
nkeynes@43
    51
nkeynes@43
    52
static struct breakpoint_struct arm_breakpoints[MAX_BREAKPOINTS];
nkeynes@43
    53
static int arm_breakpoint_count = 0;
nkeynes@43
    54
nkeynes@43
    55
void arm_set_breakpoint( uint32_t pc, int type )
nkeynes@43
    56
{
nkeynes@43
    57
    arm_breakpoints[arm_breakpoint_count].address = pc;
nkeynes@43
    58
    arm_breakpoints[arm_breakpoint_count].type = type;
nkeynes@43
    59
    arm_breakpoint_count++;
nkeynes@43
    60
}
nkeynes@43
    61
nkeynes@43
    62
gboolean arm_clear_breakpoint( uint32_t pc, int type )
nkeynes@43
    63
{
nkeynes@43
    64
    int i;
nkeynes@43
    65
nkeynes@43
    66
    for( i=0; i<arm_breakpoint_count; i++ ) {
nkeynes@43
    67
	if( arm_breakpoints[i].address == pc && 
nkeynes@43
    68
	    arm_breakpoints[i].type == type ) {
nkeynes@43
    69
	    while( ++i < arm_breakpoint_count ) {
nkeynes@43
    70
		arm_breakpoints[i-1].address = arm_breakpoints[i].address;
nkeynes@43
    71
		arm_breakpoints[i-1].type = arm_breakpoints[i].type;
nkeynes@43
    72
	    }
nkeynes@43
    73
	    arm_breakpoint_count--;
nkeynes@43
    74
	    return TRUE;
nkeynes@43
    75
	}
nkeynes@43
    76
    }
nkeynes@43
    77
    return FALSE;
nkeynes@43
    78
}
nkeynes@43
    79
nkeynes@43
    80
int arm_get_breakpoint( uint32_t pc )
nkeynes@43
    81
{
nkeynes@43
    82
    int i;
nkeynes@43
    83
    for( i=0; i<arm_breakpoint_count; i++ ) {
nkeynes@43
    84
	if( arm_breakpoints[i].address == pc )
nkeynes@43
    85
	    return arm_breakpoints[i].type;
nkeynes@43
    86
    }
nkeynes@43
    87
    return 0;
nkeynes@43
    88
}
nkeynes@43
    89
nkeynes@73
    90
#define IS_TIMER_ENABLED() (MMIO_READ( AICA2, AICA_TCR ) & 0x40)
nkeynes@73
    91
nkeynes@73
    92
uint32_t arm_run_slice( uint32_t num_samples )
nkeynes@35
    93
{
nkeynes@73
    94
    int i,j,k;
nkeynes@73
    95
    for( i=0; i<num_samples; i++ ) {
nkeynes@73
    96
	for( j=0; j < CYCLES_PER_SAMPLE; j++ ) {
nkeynes@73
    97
	    armr.icount++;
nkeynes@73
    98
	    if( !arm_execute_instruction() )
nkeynes@73
    99
		return i;
nkeynes@73
   100
#ifdef ENABLE_DEBUG_MODE
nkeynes@73
   101
	    for( k=0; k<arm_breakpoint_count; k++ ) {
nkeynes@73
   102
		if( arm_breakpoints[k].address == armr.r[15] ) {
nkeynes@73
   103
		    dreamcast_stop();
nkeynes@73
   104
		    if( arm_breakpoints[k].type == BREAK_ONESHOT )
nkeynes@73
   105
			arm_clear_breakpoint( armr.r[15], BREAK_ONESHOT );
nkeynes@73
   106
		    return i;
nkeynes@73
   107
		}
nkeynes@73
   108
	    }
nkeynes@73
   109
#endif	
nkeynes@73
   110
	}
nkeynes@73
   111
nkeynes@73
   112
	if( IS_TIMER_ENABLED() ) {
nkeynes@73
   113
	    uint8_t val = MMIO_READ( AICA2, AICA_TIMER );
nkeynes@73
   114
	    val++;
nkeynes@73
   115
	    if( val == 0 )
nkeynes@73
   116
		aica_event( AICA_EVENT_TIMER );
nkeynes@73
   117
	    MMIO_WRITE( AICA2, AICA_TIMER, val );
nkeynes@73
   118
	}
nkeynes@73
   119
	if( !dreamcast_is_running() )
nkeynes@35
   120
	    break;
nkeynes@35
   121
    }
nkeynes@35
   122
nkeynes@73
   123
    return i;
nkeynes@35
   124
}
nkeynes@35
   125
nkeynes@35
   126
void arm_save_state( FILE *f )
nkeynes@35
   127
{
nkeynes@35
   128
    fwrite( &armr, sizeof(armr), 1, f );
nkeynes@35
   129
}
nkeynes@35
   130
nkeynes@35
   131
int arm_load_state( FILE *f )
nkeynes@35
   132
{
nkeynes@35
   133
    fread( &armr, sizeof(armr), 1, f );
nkeynes@35
   134
    return 0;
nkeynes@35
   135
}
nkeynes@35
   136
nkeynes@35
   137
/* Exceptions */
nkeynes@35
   138
void arm_reset( void )
nkeynes@35
   139
{
nkeynes@35
   140
    /* Wipe all processor state */
nkeynes@35
   141
    memset( &armr, 0, sizeof(armr) );
nkeynes@35
   142
nkeynes@35
   143
    armr.cpsr = MODE_SVC | CPSR_I | CPSR_F;
nkeynes@35
   144
    armr.r[15] = 0x00000000;
nkeynes@35
   145
}
nkeynes@35
   146
nkeynes@37
   147
#define SET_CPSR_CONTROL   0x00010000
nkeynes@37
   148
#define SET_CPSR_EXTENSION 0x00020000
nkeynes@37
   149
#define SET_CPSR_STATUS    0x00040000
nkeynes@37
   150
#define SET_CPSR_FLAGS     0x00080000
nkeynes@37
   151
nkeynes@37
   152
uint32_t arm_get_cpsr( void )
nkeynes@37
   153
{
nkeynes@37
   154
    /* write back all flags to the cpsr */
nkeynes@37
   155
    armr.cpsr = armr.cpsr & CPSR_COMPACT_MASK;
nkeynes@37
   156
    if( armr.n ) armr.cpsr |= CPSR_N;
nkeynes@37
   157
    if( armr.z ) armr.cpsr |= CPSR_Z;
nkeynes@37
   158
    if( armr.c ) armr.cpsr |= CPSR_C;
nkeynes@37
   159
    if( armr.v ) armr.cpsr |= CPSR_V;
nkeynes@37
   160
    if( armr.t ) armr.cpsr |= CPSR_T;  
nkeynes@37
   161
    return armr.cpsr;
nkeynes@37
   162
}
nkeynes@37
   163
nkeynes@37
   164
/**
nkeynes@66
   165
 * Return a pointer to the specified register in the user bank,
nkeynes@66
   166
 * regardless of the active bank
nkeynes@66
   167
 */
nkeynes@66
   168
static uint32_t *arm_user_reg( int reg )
nkeynes@66
   169
{
nkeynes@66
   170
    if( IS_EXCEPTION_MODE() ) {
nkeynes@66
   171
	if( reg == 13 || reg == 14 )
nkeynes@66
   172
	    return &armr.user_r[reg-8];
nkeynes@66
   173
	if( IS_FIQ_MODE() ) {
nkeynes@66
   174
	    if( reg >= 8 || reg <= 12 )
nkeynes@66
   175
		return &armr.user_r[reg-8];
nkeynes@66
   176
	}
nkeynes@66
   177
    }
nkeynes@66
   178
    return &armr.r[reg];
nkeynes@66
   179
}
nkeynes@66
   180
nkeynes@66
   181
#define USER_R(n) *arm_user_reg(n)
nkeynes@66
   182
nkeynes@66
   183
/**
nkeynes@37
   184
 * Set the CPSR to the specified value.
nkeynes@37
   185
 *
nkeynes@37
   186
 * @param value values to set in CPSR
nkeynes@37
   187
 * @param fields set of mask values to define which sections of the 
nkeynes@37
   188
 *   CPSR to set (one of the SET_CPSR_* values above)
nkeynes@37
   189
 */
nkeynes@37
   190
void arm_set_cpsr( uint32_t value, uint32_t fields )
nkeynes@37
   191
{
nkeynes@37
   192
    if( IS_PRIVILEGED_MODE() ) {
nkeynes@37
   193
	if( fields & SET_CPSR_CONTROL ) {
nkeynes@37
   194
	    int mode = value & CPSR_MODE;
nkeynes@37
   195
	    arm_set_mode( mode );
nkeynes@37
   196
	    armr.t = ( value & CPSR_T ); /* Technically illegal to change */
nkeynes@37
   197
	    armr.cpsr = (armr.cpsr & 0xFFFFFF00) | (value & 0x000000FF);
nkeynes@37
   198
	}
nkeynes@37
   199
nkeynes@37
   200
	/* Middle 16 bits not currently defined */
nkeynes@37
   201
    }
nkeynes@37
   202
    if( fields & SET_CPSR_FLAGS ) {
nkeynes@37
   203
	/* Break flags directly out of given value - don't bother writing
nkeynes@37
   204
	 * back to CPSR 
nkeynes@37
   205
	 */
nkeynes@37
   206
	armr.n = ( value & CPSR_N );
nkeynes@37
   207
	armr.z = ( value & CPSR_Z );
nkeynes@37
   208
	armr.c = ( value & CPSR_C );
nkeynes@37
   209
	armr.v = ( value & CPSR_V );
nkeynes@37
   210
    }
nkeynes@37
   211
}
nkeynes@37
   212
nkeynes@37
   213
void arm_set_spsr( uint32_t value, uint32_t fields )
nkeynes@37
   214
{
nkeynes@37
   215
    /* Only defined if we actually have an SPSR register */
nkeynes@37
   216
    if( IS_EXCEPTION_MODE() ) {
nkeynes@37
   217
	if( fields & SET_CPSR_CONTROL ) {
nkeynes@37
   218
	    armr.spsr = (armr.spsr & 0xFFFFFF00) | (value & 0x000000FF);
nkeynes@37
   219
	}
nkeynes@37
   220
nkeynes@37
   221
	/* Middle 16 bits not currently defined */
nkeynes@37
   222
nkeynes@37
   223
	if( fields & SET_CPSR_FLAGS ) {
nkeynes@37
   224
	    armr.spsr = (armr.spsr & 0x00FFFFFF) | (value & 0xFF000000);
nkeynes@37
   225
	}
nkeynes@37
   226
    }
nkeynes@37
   227
}
nkeynes@37
   228
nkeynes@35
   229
/**
nkeynes@35
   230
 * Raise an ARM exception (other than reset, which uses arm_reset().
nkeynes@35
   231
 * @param exception one of the EXC_* exception codes defined above.
nkeynes@35
   232
 */
nkeynes@35
   233
void arm_raise_exception( int exception )
nkeynes@35
   234
{
nkeynes@35
   235
    int mode = arm_exceptions[exception][0];
nkeynes@37
   236
    uint32_t spsr = arm_get_cpsr();
nkeynes@35
   237
    arm_set_mode( mode );
nkeynes@37
   238
    armr.spsr = spsr;
nkeynes@63
   239
    armr.r[14] = armr.r[15] + 4;
nkeynes@59
   240
    armr.cpsr = (spsr & 0xFFFFFF00) | mode | CPSR_I; 
nkeynes@35
   241
    if( mode == MODE_FIQ )
nkeynes@35
   242
	armr.cpsr |= CPSR_F;
nkeynes@35
   243
    armr.r[15] = arm_exceptions[exception][1];
nkeynes@35
   244
}
nkeynes@35
   245
nkeynes@37
   246
void arm_restore_cpsr( void )
nkeynes@35
   247
{
nkeynes@35
   248
    int spsr = armr.spsr;
nkeynes@35
   249
    int mode = spsr & CPSR_MODE;
nkeynes@35
   250
    arm_set_mode( mode );
nkeynes@35
   251
    armr.cpsr = spsr;
nkeynes@37
   252
    armr.n = ( spsr & CPSR_N );
nkeynes@37
   253
    armr.z = ( spsr & CPSR_Z );
nkeynes@37
   254
    armr.c = ( spsr & CPSR_C );
nkeynes@37
   255
    armr.v = ( spsr & CPSR_V );
nkeynes@37
   256
    armr.t = ( spsr & CPSR_T );
nkeynes@35
   257
}
nkeynes@35
   258
nkeynes@35
   259
nkeynes@35
   260
nkeynes@35
   261
/**
nkeynes@35
   262
 * Change the current executing ARM mode to the requested mode.
nkeynes@35
   263
 * Saves any required registers to banks and restores those for the
nkeynes@35
   264
 * correct mode. (Note does not actually update CPSR at the moment).
nkeynes@35
   265
 */
nkeynes@35
   266
void arm_set_mode( int targetMode )
nkeynes@35
   267
{
nkeynes@35
   268
    int currentMode = armr.cpsr & CPSR_MODE;
nkeynes@35
   269
    if( currentMode == targetMode )
nkeynes@35
   270
	return;
nkeynes@35
   271
nkeynes@35
   272
    switch( currentMode ) {
nkeynes@35
   273
    case MODE_USER:
nkeynes@35
   274
    case MODE_SYS:
nkeynes@35
   275
	armr.user_r[5] = armr.r[13];
nkeynes@35
   276
	armr.user_r[6] = armr.r[14];
nkeynes@35
   277
	break;
nkeynes@35
   278
    case MODE_SVC:
nkeynes@35
   279
	armr.svc_r[0] = armr.r[13];
nkeynes@35
   280
	armr.svc_r[1] = armr.r[14];
nkeynes@35
   281
	armr.svc_r[2] = armr.spsr;
nkeynes@35
   282
	break;
nkeynes@35
   283
    case MODE_ABT:
nkeynes@35
   284
	armr.abt_r[0] = armr.r[13];
nkeynes@35
   285
	armr.abt_r[1] = armr.r[14];
nkeynes@35
   286
	armr.abt_r[2] = armr.spsr;
nkeynes@35
   287
	break;
nkeynes@35
   288
    case MODE_UND:
nkeynes@35
   289
	armr.und_r[0] = armr.r[13];
nkeynes@35
   290
	armr.und_r[1] = armr.r[14];
nkeynes@35
   291
	armr.und_r[2] = armr.spsr;
nkeynes@35
   292
	break;
nkeynes@35
   293
    case MODE_IRQ:
nkeynes@35
   294
	armr.irq_r[0] = armr.r[13];
nkeynes@35
   295
	armr.irq_r[1] = armr.r[14];
nkeynes@35
   296
	armr.irq_r[2] = armr.spsr;
nkeynes@35
   297
	break;
nkeynes@35
   298
    case MODE_FIQ:
nkeynes@35
   299
	armr.fiq_r[0] = armr.r[8];
nkeynes@35
   300
	armr.fiq_r[1] = armr.r[9];
nkeynes@35
   301
	armr.fiq_r[2] = armr.r[10];
nkeynes@35
   302
	armr.fiq_r[3] = armr.r[11];
nkeynes@35
   303
	armr.fiq_r[4] = armr.r[12];
nkeynes@35
   304
	armr.fiq_r[5] = armr.r[13];
nkeynes@35
   305
	armr.fiq_r[6] = armr.r[14];
nkeynes@35
   306
	armr.fiq_r[7] = armr.spsr;
nkeynes@35
   307
	armr.r[8] = armr.user_r[0];
nkeynes@35
   308
	armr.r[9] = armr.user_r[1];
nkeynes@35
   309
	armr.r[10] = armr.user_r[2];
nkeynes@35
   310
	armr.r[11] = armr.user_r[3];
nkeynes@35
   311
	armr.r[12] = armr.user_r[4];
nkeynes@35
   312
	break;
nkeynes@35
   313
    }
nkeynes@35
   314
    
nkeynes@35
   315
    switch( targetMode ) {
nkeynes@35
   316
    case MODE_USER:
nkeynes@35
   317
    case MODE_SYS:
nkeynes@35
   318
	armr.r[13] = armr.user_r[5];
nkeynes@35
   319
	armr.r[14] = armr.user_r[6];
nkeynes@35
   320
	break;
nkeynes@35
   321
    case MODE_SVC:
nkeynes@35
   322
	armr.r[13] = armr.svc_r[0];
nkeynes@35
   323
	armr.r[14] = armr.svc_r[1];
nkeynes@35
   324
	armr.spsr = armr.svc_r[2];
nkeynes@35
   325
	break;
nkeynes@35
   326
    case MODE_ABT:
nkeynes@35
   327
	armr.r[13] = armr.abt_r[0];
nkeynes@35
   328
	armr.r[14] = armr.abt_r[1];
nkeynes@35
   329
	armr.spsr = armr.abt_r[2];
nkeynes@35
   330
	break;
nkeynes@35
   331
    case MODE_UND:
nkeynes@35
   332
	armr.r[13] = armr.und_r[0];
nkeynes@35
   333
	armr.r[14] = armr.und_r[1];
nkeynes@35
   334
	armr.spsr = armr.und_r[2];
nkeynes@35
   335
	break;
nkeynes@35
   336
    case MODE_IRQ:
nkeynes@35
   337
	armr.r[13] = armr.irq_r[0];
nkeynes@35
   338
	armr.r[14] = armr.irq_r[1];
nkeynes@35
   339
	armr.spsr = armr.irq_r[2];
nkeynes@35
   340
	break;
nkeynes@35
   341
    case MODE_FIQ:
nkeynes@35
   342
	armr.user_r[0] = armr.r[8];
nkeynes@35
   343
	armr.user_r[1] = armr.r[9];
nkeynes@35
   344
	armr.user_r[2] = armr.r[10];
nkeynes@35
   345
	armr.user_r[3] = armr.r[11];
nkeynes@35
   346
	armr.user_r[4] = armr.r[12];
nkeynes@35
   347
	armr.r[8] = armr.fiq_r[0];
nkeynes@35
   348
	armr.r[9] = armr.fiq_r[1];
nkeynes@35
   349
	armr.r[10] = armr.fiq_r[2];
nkeynes@35
   350
	armr.r[11] = armr.fiq_r[3];
nkeynes@35
   351
	armr.r[12] = armr.fiq_r[4];
nkeynes@35
   352
	armr.r[13] = armr.fiq_r[5];
nkeynes@35
   353
	armr.r[14] = armr.fiq_r[6];
nkeynes@35
   354
	armr.spsr = armr.fiq_r[7];
nkeynes@35
   355
	break;
nkeynes@35
   356
    }
nkeynes@35
   357
}
nkeynes@35
   358
nkeynes@5
   359
/* Page references are as per ARM DDI 0100E (June 2000) */
nkeynes@2
   360
nkeynes@11
   361
#define MEM_READ_BYTE( addr ) arm_read_byte(addr)
nkeynes@11
   362
#define MEM_READ_WORD( addr ) arm_read_word(addr)
nkeynes@11
   363
#define MEM_READ_LONG( addr ) arm_read_long(addr)
nkeynes@11
   364
#define MEM_WRITE_BYTE( addr, val ) arm_write_byte(addr, val)
nkeynes@11
   365
#define MEM_WRITE_WORD( addr, val ) arm_write_word(addr, val)
nkeynes@11
   366
#define MEM_WRITE_LONG( addr, val ) arm_write_long(addr, val)
nkeynes@2
   367
nkeynes@5
   368
nkeynes@5
   369
#define IS_NOTBORROW( result, op1, op2 ) (op2 > op1 ? 0 : 1)
nkeynes@5
   370
#define IS_CARRY( result, op1, op2 ) (result < op1 ? 1 : 0)
nkeynes@5
   371
#define IS_SUBOVERFLOW( result, op1, op2 ) (((op1^op2) & (result^op1)) >> 31)
nkeynes@5
   372
#define IS_ADDOVERFLOW( result, op1, op2 ) (((op1&op2) & (result^op1)) >> 31)
nkeynes@5
   373
nkeynes@7
   374
#define PC armr.r[15]
nkeynes@2
   375
nkeynes@5
   376
/* Instruction fields */
nkeynes@5
   377
#define COND(ir) (ir>>28)
nkeynes@5
   378
#define GRP(ir) ((ir>>26)&0x03)
nkeynes@5
   379
#define OPCODE(ir) ((ir>>20)&0x1F)
nkeynes@5
   380
#define IFLAG(ir) (ir&0x02000000)
nkeynes@5
   381
#define SFLAG(ir) (ir&0x00100000)
nkeynes@5
   382
#define PFLAG(ir) (ir&0x01000000)
nkeynes@5
   383
#define UFLAG(ir) (ir&0x00800000)
nkeynes@5
   384
#define BFLAG(ir) (ir&0x00400000)
nkeynes@46
   385
#define WFLAG(ir) (ir&0x00200000)
nkeynes@5
   386
#define LFLAG(ir) SFLAG(ir)
nkeynes@5
   387
#define RN(ir) (armr.r[((ir>>16)&0x0F)] + (((ir>>16)&0x0F) == 0x0F ? 4 : 0))
nkeynes@37
   388
#define RD(ir) (armr.r[((ir>>12)&0x0F)] + (((ir>>12)&0x0F) == 0x0F ? 4 : 0))
nkeynes@5
   389
#define RDn(ir) ((ir>>12)&0x0F)
nkeynes@37
   390
#define RS(ir) (armr.r[((ir>>8)&0x0F)] + (((ir>>8)&0x0F) == 0x0F ? 4 : 0))
nkeynes@37
   391
#define RM(ir) (armr.r[(ir&0x0F)] + (((ir&0x0F) == 0x0F ? 4 : 0)) )
nkeynes@5
   392
#define LRN(ir) armr.r[((ir>>16)&0x0F)]
nkeynes@5
   393
#define LRD(ir) armr.r[((ir>>12)&0x0F)]
nkeynes@5
   394
#define LRS(ir) armr.r[((ir>>8)&0x0F)]
nkeynes@5
   395
#define LRM(ir) armr.r[(ir&0x0F)]
nkeynes@5
   396
nkeynes@5
   397
#define IMM8(ir) (ir&0xFF)
nkeynes@5
   398
#define IMM12(ir) (ir&0xFFF)
nkeynes@7
   399
#define SHIFTIMM(ir) ((ir>>7)&0x1F)
nkeynes@7
   400
#define IMMROT(ir) ((ir>>7)&0x1E)
nkeynes@37
   401
#define ROTIMM12(ir) ROTATE_RIGHT_LONG(IMM8(ir),IMMROT(ir))
nkeynes@37
   402
#define SIGNEXT24(n) ((n&0x00800000) ? (n|0xFF000000) : (n&0x00FFFFFF))
nkeynes@5
   403
#define SHIFT(ir) ((ir>>4)&0x07)
nkeynes@5
   404
#define DISP24(ir) ((ir&0x00FFFFFF))
nkeynes@37
   405
#define UNDEF(ir) do{ arm_raise_exception( EXC_UNDEFINED ); return TRUE; } while(0)
nkeynes@46
   406
#define UNIMP(ir) do{ PC-=4; ERROR( "Halted on unimplemented instruction at %08x, opcode = %04x", PC, ir ); dreamcast_stop(); return FALSE; }while(0)
nkeynes@7
   407
nkeynes@37
   408
/**
nkeynes@37
   409
 * Determine the value of the shift-operand for a data processing instruction,
nkeynes@37
   410
 * without determing a value for shift_C (optimized form for instructions that
nkeynes@37
   411
 * don't require shift_C ).
nkeynes@37
   412
 * @see s5.1 Addressing Mode 1 - Data-processing operands (p A5-2, 218)
nkeynes@37
   413
 */
nkeynes@5
   414
static uint32_t arm_get_shift_operand( uint32_t ir )
nkeynes@5
   415
{
nkeynes@5
   416
	uint32_t operand, tmp;
nkeynes@5
   417
	if( IFLAG(ir) == 0 ) {
nkeynes@5
   418
		operand = RM(ir);
nkeynes@5
   419
		switch(SHIFT(ir)) {
nkeynes@5
   420
		case 0: /* (Rm << imm) */
nkeynes@5
   421
			operand = operand << SHIFTIMM(ir);
nkeynes@5
   422
			break;
nkeynes@5
   423
		case 1: /* (Rm << Rs) */
nkeynes@5
   424
			tmp = RS(ir)&0xFF;
nkeynes@5
   425
			if( tmp > 31 ) operand = 0;
nkeynes@5
   426
			else operand = operand << tmp;
nkeynes@5
   427
			break;
nkeynes@5
   428
		case 2: /* (Rm >> imm) */
nkeynes@5
   429
			operand = operand >> SHIFTIMM(ir);
nkeynes@5
   430
			break;
nkeynes@5
   431
		case 3: /* (Rm >> Rs) */
nkeynes@5
   432
			tmp = RS(ir) & 0xFF;
nkeynes@5
   433
			if( tmp > 31 ) operand = 0;
nkeynes@5
   434
			else operand = operand >> ir;
nkeynes@5
   435
			break;
nkeynes@5
   436
		case 4: /* (Rm >>> imm) */
nkeynes@5
   437
			tmp = SHIFTIMM(ir);
nkeynes@5
   438
			if( tmp == 0 ) operand = ((int32_t)operand) >> 31;
nkeynes@5
   439
			else operand = ((int32_t)operand) >> tmp;
nkeynes@5
   440
			break;
nkeynes@5
   441
		case 5: /* (Rm >>> Rs) */
nkeynes@5
   442
			tmp = RS(ir) & 0xFF;
nkeynes@5
   443
			if( tmp > 31 ) operand = ((int32_t)operand) >> 31;
nkeynes@5
   444
			else operand = ((int32_t)operand) >> tmp;
nkeynes@5
   445
			break;
nkeynes@5
   446
		case 6:
nkeynes@5
   447
			tmp = SHIFTIMM(ir);
nkeynes@5
   448
			if( tmp == 0 ) /* RRX aka rotate with carry */
nkeynes@7
   449
				operand = (operand >> 1) | (armr.c<<31);
nkeynes@5
   450
			else
nkeynes@5
   451
				operand = ROTATE_RIGHT_LONG(operand,tmp);
nkeynes@5
   452
			break;
nkeynes@5
   453
		case 7:
nkeynes@5
   454
			tmp = RS(ir)&0x1F;
nkeynes@5
   455
			operand = ROTATE_RIGHT_LONG(operand,tmp);
nkeynes@5
   456
			break;
nkeynes@5
   457
		}
nkeynes@5
   458
	} else {
nkeynes@5
   459
		operand = IMM8(ir);
nkeynes@5
   460
		tmp = IMMROT(ir);
nkeynes@5
   461
		operand = ROTATE_RIGHT_LONG(operand, tmp);
nkeynes@5
   462
	}
nkeynes@5
   463
	return operand;
nkeynes@5
   464
}
nkeynes@5
   465
nkeynes@5
   466
/**
nkeynes@37
   467
 * Determine the value of the shift-operand for a data processing instruction,
nkeynes@37
   468
 * and set armr.shift_c accordingly.
nkeynes@37
   469
 * @see s5.1 Addressing Mode 1 - Data-processing operands (p A5-2, 218)
nkeynes@5
   470
 */
nkeynes@5
   471
static uint32_t arm_get_shift_operand_s( uint32_t ir )
nkeynes@5
   472
{
nkeynes@5
   473
	uint32_t operand, tmp;
nkeynes@5
   474
	if( IFLAG(ir) == 0 ) {
nkeynes@5
   475
		operand = RM(ir);
nkeynes@5
   476
		switch(SHIFT(ir)) {
nkeynes@5
   477
		case 0: /* (Rm << imm) */
nkeynes@5
   478
			tmp = SHIFTIMM(ir);
nkeynes@5
   479
			if( tmp == 0 ) { /* Rm */
nkeynes@5
   480
				armr.shift_c = armr.c;
nkeynes@5
   481
			} else { /* Rm << imm */
nkeynes@5
   482
				armr.shift_c = (operand >> (32-tmp)) & 0x01;
nkeynes@5
   483
				operand = operand << tmp;
nkeynes@5
   484
			}
nkeynes@5
   485
			break;
nkeynes@5
   486
		case 1: /* (Rm << Rs) */
nkeynes@5
   487
			tmp = RS(ir)&0xFF;
nkeynes@5
   488
			if( tmp == 0 ) {
nkeynes@5
   489
				armr.shift_c = armr.c;
nkeynes@5
   490
			} else {
nkeynes@5
   491
				if( tmp <= 32 )
nkeynes@5
   492
					armr.shift_c = (operand >> (32-tmp)) & 0x01;
nkeynes@5
   493
				else armr.shift_c = 0;
nkeynes@5
   494
				if( tmp < 32 )
nkeynes@5
   495
					operand = operand << tmp;
nkeynes@5
   496
				else operand = 0;
nkeynes@5
   497
			}
nkeynes@5
   498
			break;
nkeynes@5
   499
		case 2: /* (Rm >> imm) */
nkeynes@5
   500
			tmp = SHIFTIMM(ir);
nkeynes@5
   501
			if( tmp == 0 ) {
nkeynes@5
   502
				armr.shift_c = operand >> 31;
nkeynes@5
   503
				operand = 0;
nkeynes@5
   504
			} else {
nkeynes@5
   505
				armr.shift_c = (operand >> (tmp-1)) & 0x01;
nkeynes@5
   506
				operand = RM(ir) >> tmp;
nkeynes@5
   507
			}
nkeynes@5
   508
			break;
nkeynes@5
   509
		case 3: /* (Rm >> Rs) */
nkeynes@5
   510
			tmp = RS(ir) & 0xFF;
nkeynes@5
   511
			if( tmp == 0 ) {
nkeynes@5
   512
				armr.shift_c = armr.c;
nkeynes@5
   513
			} else {
nkeynes@5
   514
				if( tmp <= 32 )
nkeynes@5
   515
					armr.shift_c = (operand >> (tmp-1))&0x01;
nkeynes@5
   516
				else armr.shift_c = 0;
nkeynes@5
   517
				if( tmp < 32 )
nkeynes@5
   518
					operand = operand >> tmp;
nkeynes@5
   519
				else operand = 0;
nkeynes@5
   520
			}
nkeynes@5
   521
			break;
nkeynes@5
   522
		case 4: /* (Rm >>> imm) */
nkeynes@5
   523
			tmp = SHIFTIMM(ir);
nkeynes@5
   524
			if( tmp == 0 ) {
nkeynes@5
   525
				armr.shift_c = operand >> 31;
nkeynes@5
   526
				operand = -armr.shift_c;
nkeynes@5
   527
			} else {
nkeynes@5
   528
				armr.shift_c = (operand >> (tmp-1)) & 0x01;
nkeynes@5
   529
				operand = ((int32_t)operand) >> tmp;
nkeynes@5
   530
			}
nkeynes@5
   531
			break;
nkeynes@5
   532
		case 5: /* (Rm >>> Rs) */
nkeynes@5
   533
			tmp = RS(ir) & 0xFF;
nkeynes@5
   534
			if( tmp == 0 ) {
nkeynes@5
   535
				armr.shift_c = armr.c;
nkeynes@5
   536
			} else {
nkeynes@5
   537
				if( tmp < 32 ) {
nkeynes@5
   538
					armr.shift_c = (operand >> (tmp-1))&0x01;
nkeynes@5
   539
					operand = ((int32_t)operand) >> tmp;
nkeynes@5
   540
				} else {
nkeynes@5
   541
					armr.shift_c = operand >> 31;
nkeynes@5
   542
					operand = ((int32_t)operand) >> 31;
nkeynes@5
   543
				}
nkeynes@5
   544
			}
nkeynes@5
   545
			break;
nkeynes@5
   546
		case 6:
nkeynes@5
   547
			tmp = SHIFTIMM(ir);
nkeynes@5
   548
			if( tmp == 0 ) { /* RRX aka rotate with carry */
nkeynes@5
   549
				armr.shift_c = operand&0x01;
nkeynes@7
   550
				operand = (operand >> 1) | (armr.c<<31);
nkeynes@5
   551
			} else {
nkeynes@5
   552
				armr.shift_c = operand>>(tmp-1);
nkeynes@5
   553
				operand = ROTATE_RIGHT_LONG(operand,tmp);
nkeynes@5
   554
			}
nkeynes@5
   555
			break;
nkeynes@5
   556
		case 7:
nkeynes@5
   557
			tmp = RS(ir)&0xFF;
nkeynes@5
   558
			if( tmp == 0 ) {
nkeynes@5
   559
				armr.shift_c = armr.c;
nkeynes@5
   560
			} else {
nkeynes@5
   561
				tmp &= 0x1F;
nkeynes@5
   562
				if( tmp == 0 ) {
nkeynes@5
   563
					armr.shift_c = operand>>31;
nkeynes@5
   564
				} else {
nkeynes@5
   565
					armr.shift_c = (operand>>(tmp-1))&0x1;
nkeynes@5
   566
					operand = ROTATE_RIGHT_LONG(operand,tmp);
nkeynes@5
   567
				}
nkeynes@5
   568
			}
nkeynes@5
   569
			break;
nkeynes@5
   570
		}
nkeynes@5
   571
	} else {
nkeynes@5
   572
		operand = IMM8(ir);
nkeynes@5
   573
		tmp = IMMROT(ir);
nkeynes@5
   574
		if( tmp == 0 ) {
nkeynes@5
   575
			armr.shift_c = armr.c;
nkeynes@5
   576
		} else {
nkeynes@5
   577
			operand = ROTATE_RIGHT_LONG(operand, tmp);
nkeynes@5
   578
			armr.shift_c = operand>>31;
nkeynes@5
   579
		}
nkeynes@5
   580
	}
nkeynes@5
   581
	return operand;
nkeynes@5
   582
}
nkeynes@5
   583
nkeynes@5
   584
/**
nkeynes@5
   585
 * Another variant of the shifter code for index-based memory addressing.
nkeynes@5
   586
 * Distinguished by the fact that it doesn't support register shifts, and
nkeynes@5
   587
 * ignores the I flag (WTF do the load/store instructions use the I flag to
nkeynes@5
   588
 * mean the _exact opposite_ of what it means for the data processing 
nkeynes@5
   589
 * instructions ???)
nkeynes@5
   590
 */
nkeynes@5
   591
static uint32_t arm_get_address_index( uint32_t ir )
nkeynes@5
   592
{
nkeynes@5
   593
	uint32_t operand = RM(ir);
nkeynes@7
   594
	uint32_t tmp;
nkeynes@7
   595
	
nkeynes@5
   596
	switch(SHIFT(ir)) {
nkeynes@5
   597
	case 0: /* (Rm << imm) */
nkeynes@5
   598
		operand = operand << SHIFTIMM(ir);
nkeynes@5
   599
		break;
nkeynes@5
   600
	case 2: /* (Rm >> imm) */
nkeynes@5
   601
		operand = operand >> SHIFTIMM(ir);
nkeynes@5
   602
		break;
nkeynes@5
   603
	case 4: /* (Rm >>> imm) */
nkeynes@5
   604
		tmp = SHIFTIMM(ir);
nkeynes@5
   605
		if( tmp == 0 ) operand = ((int32_t)operand) >> 31;
nkeynes@5
   606
		else operand = ((int32_t)operand) >> tmp;
nkeynes@5
   607
		break;
nkeynes@5
   608
	case 6:
nkeynes@5
   609
		tmp = SHIFTIMM(ir);
nkeynes@5
   610
		if( tmp == 0 ) /* RRX aka rotate with carry */
nkeynes@7
   611
			operand = (operand >> 1) | (armr.c<<31);
nkeynes@5
   612
		else
nkeynes@5
   613
			operand = ROTATE_RIGHT_LONG(operand,tmp);
nkeynes@5
   614
		break;
nkeynes@5
   615
	default: UNIMP(ir);
nkeynes@5
   616
	}
nkeynes@5
   617
	return operand;	
nkeynes@5
   618
}
nkeynes@5
   619
nkeynes@37
   620
/**
nkeynes@37
   621
 * Determine the address operand of a load/store instruction, including
nkeynes@37
   622
 * applying any pre/post adjustments to the address registers.
nkeynes@37
   623
 * @see s5.2 Addressing Mode 2 - Load and Store Word or Unsigned Byte
nkeynes@37
   624
 * @param The instruction word.
nkeynes@37
   625
 * @return The calculated address
nkeynes@37
   626
 */
nkeynes@5
   627
static uint32_t arm_get_address_operand( uint32_t ir )
nkeynes@5
   628
{
nkeynes@5
   629
	uint32_t addr;
nkeynes@5
   630
	
nkeynes@5
   631
	/* I P U . W */
nkeynes@5
   632
	switch( (ir>>21)&0x1D ) {
nkeynes@5
   633
	case 0: /* Rn -= imm offset (post-indexed) [5.2.8 A5-28] */
nkeynes@5
   634
	case 1:
nkeynes@5
   635
		addr = RN(ir);
nkeynes@7
   636
		LRN(ir) = addr - IMM12(ir);
nkeynes@5
   637
		break;
nkeynes@5
   638
	case 4: /* Rn += imm offsett (post-indexed) [5.2.8 A5-28] */
nkeynes@5
   639
	case 5:
nkeynes@5
   640
		addr = RN(ir);
nkeynes@7
   641
		LRN(ir) = addr + IMM12(ir);
nkeynes@5
   642
		break;
nkeynes@5
   643
	case 8: /* Rn - imm offset  [5.2.2 A5-20] */
nkeynes@5
   644
		addr = RN(ir) - IMM12(ir);
nkeynes@5
   645
		break;
nkeynes@5
   646
	case 9: /* Rn -= imm offset (pre-indexed)  [5.2.5 A5-24] */
nkeynes@5
   647
		addr = RN(ir) - IMM12(ir);
nkeynes@7
   648
		LRN(ir) = addr;
nkeynes@5
   649
		break;
nkeynes@5
   650
	case 12: /* Rn + imm offset  [5.2.2 A5-20] */
nkeynes@5
   651
		addr = RN(ir) + IMM12(ir);
nkeynes@5
   652
		break;
nkeynes@5
   653
	case 13: /* Rn += imm offset  [5.2.5 A5-24 ] */
nkeynes@5
   654
		addr = RN(ir) + IMM12(ir);
nkeynes@7
   655
		LRN(ir) = addr;
nkeynes@5
   656
		break;
nkeynes@5
   657
	case 16: /* Rn -= Rm (post-indexed)  [5.2.10 A5-32 ] */
nkeynes@5
   658
	case 17:
nkeynes@5
   659
		addr = RN(ir);
nkeynes@7
   660
		LRN(ir) = addr - arm_get_address_index(ir);
nkeynes@5
   661
		break;
nkeynes@5
   662
	case 20: /* Rn += Rm (post-indexed)  [5.2.10 A5-32 ] */
nkeynes@5
   663
	case 21:
nkeynes@5
   664
		addr = RN(ir);
nkeynes@7
   665
		LRN(ir) = addr - arm_get_address_index(ir);
nkeynes@5
   666
		break;
nkeynes@5
   667
	case 24: /* Rn - Rm  [5.2.4 A5-23] */
nkeynes@5
   668
		addr = RN(ir) - arm_get_address_index(ir);
nkeynes@5
   669
		break;
nkeynes@5
   670
	case 25: /* RN -= Rm (pre-indexed)  [5.2.7 A5-26] */
nkeynes@5
   671
		addr = RN(ir) - arm_get_address_index(ir);
nkeynes@7
   672
		LRN(ir) = addr;
nkeynes@5
   673
		break;
nkeynes@5
   674
	case 28: /* Rn + Rm  [5.2.4 A5-23] */
nkeynes@5
   675
		addr = RN(ir) + arm_get_address_index(ir);
nkeynes@5
   676
		break;
nkeynes@5
   677
	case 29: /* RN += Rm (pre-indexed) [5.2.7 A5-26] */
nkeynes@5
   678
		addr = RN(ir) + arm_get_address_index(ir);
nkeynes@7
   679
		LRN(ir) = addr;
nkeynes@5
   680
		break;
nkeynes@5
   681
	}
nkeynes@5
   682
	return addr;
nkeynes@5
   683
}
nkeynes@5
   684
nkeynes@30
   685
gboolean arm_execute_instruction( void ) 
nkeynes@2
   686
{
nkeynes@59
   687
    uint32_t pc;
nkeynes@59
   688
    uint32_t ir;
nkeynes@49
   689
    uint32_t operand, operand2, tmp, tmp2, cond;
nkeynes@66
   690
    int i;
nkeynes@2
   691
nkeynes@52
   692
    tmp = armr.int_pending & (~armr.cpsr);
nkeynes@51
   693
    if( tmp ) {
nkeynes@51
   694
	if( tmp & CPSR_F ) {
nkeynes@51
   695
	    arm_raise_exception( EXC_FAST_IRQ );
nkeynes@51
   696
	} else {
nkeynes@51
   697
	    arm_raise_exception( EXC_IRQ );
nkeynes@51
   698
	}
nkeynes@51
   699
    }
nkeynes@51
   700
nkeynes@59
   701
    ir = MEM_READ_LONG(PC);
nkeynes@59
   702
    pc = PC + 4;
nkeynes@37
   703
    PC = pc;
nkeynes@2
   704
nkeynes@37
   705
    /** 
nkeynes@37
   706
     * Check the condition bits first - if the condition fails return 
nkeynes@37
   707
     * immediately without actually looking at the rest of the instruction.
nkeynes@37
   708
     */
nkeynes@37
   709
    switch( COND(ir) ) {
nkeynes@37
   710
    case 0: /* EQ */ 
nkeynes@37
   711
	cond = armr.z;
nkeynes@37
   712
	break;
nkeynes@37
   713
    case 1: /* NE */
nkeynes@37
   714
	cond = !armr.z;
nkeynes@37
   715
	break;
nkeynes@37
   716
    case 2: /* CS/HS */
nkeynes@37
   717
	cond = armr.c;
nkeynes@37
   718
	break;
nkeynes@37
   719
    case 3: /* CC/LO */
nkeynes@37
   720
	cond = !armr.c;
nkeynes@37
   721
	break;
nkeynes@37
   722
    case 4: /* MI */
nkeynes@37
   723
	cond = armr.n;
nkeynes@37
   724
	break;
nkeynes@37
   725
    case 5: /* PL */
nkeynes@37
   726
	cond = !armr.n;
nkeynes@37
   727
	break;
nkeynes@37
   728
    case 6: /* VS */
nkeynes@37
   729
	cond = armr.v;
nkeynes@37
   730
	break;
nkeynes@37
   731
    case 7: /* VC */
nkeynes@37
   732
	cond = !armr.v;
nkeynes@37
   733
	break;
nkeynes@37
   734
    case 8: /* HI */
nkeynes@37
   735
	cond = armr.c && !armr.z;
nkeynes@37
   736
	break;
nkeynes@37
   737
    case 9: /* LS */
nkeynes@37
   738
	cond = (!armr.c) || armr.z;
nkeynes@37
   739
	break;
nkeynes@37
   740
    case 10: /* GE */
nkeynes@37
   741
	cond = (armr.n == armr.v);
nkeynes@37
   742
	break;
nkeynes@37
   743
    case 11: /* LT */
nkeynes@37
   744
	cond = (armr.n != armr.v);
nkeynes@37
   745
	break;
nkeynes@37
   746
    case 12: /* GT */
nkeynes@37
   747
	cond = (!armr.z) && (armr.n == armr.v);
nkeynes@37
   748
	break;
nkeynes@37
   749
    case 13: /* LE */
nkeynes@37
   750
	cond = armr.z || (armr.n != armr.v);
nkeynes@37
   751
	break;
nkeynes@37
   752
    case 14: /* AL */
nkeynes@37
   753
	cond = 1;
nkeynes@37
   754
	break;
nkeynes@37
   755
    case 15: /* (NV) */
nkeynes@37
   756
	cond = 0;
nkeynes@37
   757
	UNDEF(ir);
nkeynes@37
   758
    }
nkeynes@37
   759
    if( !cond )
nkeynes@37
   760
	return TRUE;
nkeynes@5
   761
nkeynes@37
   762
    /**
nkeynes@37
   763
     * Condition passed, now for the actual instructions...
nkeynes@37
   764
     */
nkeynes@37
   765
    switch( GRP(ir) ) {
nkeynes@37
   766
    case 0:
nkeynes@37
   767
	if( (ir & 0x0D900000) == 0x01000000 ) {
nkeynes@37
   768
	    /* Instructions that aren't actual data processing even though
nkeynes@37
   769
	     * they sit in the DP instruction block.
nkeynes@37
   770
	     */
nkeynes@37
   771
	    switch( ir & 0x0FF000F0 ) {
nkeynes@37
   772
	    case 0x01200010: /* BX Rd */
nkeynes@37
   773
		armr.t = ir & 0x01;
nkeynes@37
   774
		armr.r[15] = RM(ir) & 0xFFFFFFFE;
nkeynes@37
   775
		break;
nkeynes@37
   776
	    case 0x01000000: /* MRS Rd, CPSR */
nkeynes@37
   777
		LRD(ir) = arm_get_cpsr();
nkeynes@37
   778
		break;
nkeynes@37
   779
	    case 0x01400000: /* MRS Rd, SPSR */
nkeynes@37
   780
		LRD(ir) = armr.spsr;
nkeynes@37
   781
		break;
nkeynes@37
   782
	    case 0x01200000: /* MSR CPSR, Rd */
nkeynes@37
   783
		arm_set_cpsr( RM(ir), ir );
nkeynes@37
   784
		break;
nkeynes@37
   785
	    case 0x01600000: /* MSR SPSR, Rd */
nkeynes@37
   786
		arm_set_spsr( RM(ir), ir );
nkeynes@37
   787
		break;
nkeynes@37
   788
	    case 0x03200000: /* MSR CPSR, imm */
nkeynes@37
   789
		arm_set_cpsr( ROTIMM12(ir), ir );
nkeynes@37
   790
		break;
nkeynes@37
   791
	    case 0x03600000: /* MSR SPSR, imm */
nkeynes@37
   792
		arm_set_spsr( ROTIMM12(ir), ir );
nkeynes@37
   793
		break;
nkeynes@37
   794
	    default:
nkeynes@37
   795
		UNIMP(ir);
nkeynes@37
   796
	    }
nkeynes@37
   797
	} else if( (ir & 0x0E000090) == 0x00000090 ) {
nkeynes@37
   798
	    /* Neither are these */
nkeynes@37
   799
	    switch( (ir>>5)&0x03 ) {
nkeynes@37
   800
	    case 0:
nkeynes@37
   801
		/* Arithmetic extension area */
nkeynes@37
   802
		switch(OPCODE(ir)) {
nkeynes@37
   803
		case 0: /* MUL */
nkeynes@51
   804
		    LRN(ir) = RM(ir) * RS(ir);
nkeynes@37
   805
		    break;
nkeynes@37
   806
		case 1: /* MULS */
nkeynes@51
   807
		    tmp = RM(ir) * RS(ir);
nkeynes@51
   808
		    LRN(ir) = tmp;
nkeynes@51
   809
		    armr.n = tmp>>31;
nkeynes@51
   810
		    armr.z = (tmp == 0);
nkeynes@37
   811
		    break;
nkeynes@37
   812
		case 2: /* MLA */
nkeynes@51
   813
		    LRN(ir) = RM(ir) * RS(ir) + RD(ir);
nkeynes@37
   814
		    break;
nkeynes@37
   815
		case 3: /* MLAS */
nkeynes@51
   816
		    tmp = RM(ir) * RS(ir) + RD(ir);
nkeynes@51
   817
		    LRN(ir) = tmp;
nkeynes@51
   818
		    armr.n = tmp>>31;
nkeynes@51
   819
		    armr.z = (tmp == 0);
nkeynes@37
   820
		    break;
nkeynes@37
   821
		case 8: /* UMULL */
nkeynes@37
   822
		case 9: /* UMULLS */
nkeynes@37
   823
		case 10: /* UMLAL */
nkeynes@37
   824
		case 11: /* UMLALS */
nkeynes@37
   825
		case 12: /* SMULL */
nkeynes@37
   826
		case 13: /* SMULLS */
nkeynes@37
   827
		case 14: /* SMLAL */
nkeynes@37
   828
		case 15: /* SMLALS */
nkeynes@63
   829
		    UNIMP(ir);
nkeynes@37
   830
		    break;
nkeynes@37
   831
		case 16: /* SWP */
nkeynes@51
   832
		    tmp = arm_read_long( RN(ir) );
nkeynes@51
   833
		    switch( RN(ir) & 0x03 ) {
nkeynes@51
   834
		    case 1:
nkeynes@51
   835
			tmp = ROTATE_RIGHT_LONG(tmp, 8);
nkeynes@51
   836
			break;
nkeynes@51
   837
		    case 2:
nkeynes@51
   838
			tmp = ROTATE_RIGHT_LONG(tmp, 16);
nkeynes@51
   839
			break;
nkeynes@51
   840
		    case 3:
nkeynes@51
   841
			tmp = ROTATE_RIGHT_LONG(tmp, 24);
nkeynes@51
   842
			break;
nkeynes@51
   843
		    }
nkeynes@51
   844
		    arm_write_long( RN(ir), RM(ir) );
nkeynes@51
   845
		    LRD(ir) = tmp;
nkeynes@37
   846
		    break;
nkeynes@37
   847
		case 20: /* SWPB */
nkeynes@51
   848
		    tmp = arm_read_byte( RN(ir) );
nkeynes@51
   849
		    arm_write_byte( RN(ir), RM(ir) );
nkeynes@51
   850
		    LRD(ir) = tmp;
nkeynes@37
   851
		    break;
nkeynes@37
   852
		default:
nkeynes@37
   853
		    UNIMP(ir);
nkeynes@5
   854
		}
nkeynes@5
   855
		break;
nkeynes@37
   856
	    case 1:
nkeynes@37
   857
		if( LFLAG(ir) ) {
nkeynes@37
   858
		    /* LDRH */
nkeynes@37
   859
		} else {
nkeynes@37
   860
		    /* STRH */
nkeynes@37
   861
		}
nkeynes@49
   862
		UNIMP(ir);
nkeynes@5
   863
		break;
nkeynes@37
   864
	    case 2:
nkeynes@37
   865
		if( LFLAG(ir) ) {
nkeynes@37
   866
		    /* LDRSB */
nkeynes@37
   867
		} else {
nkeynes@37
   868
		}
nkeynes@49
   869
		UNIMP(ir);
nkeynes@5
   870
		break;
nkeynes@37
   871
	    case 3:
nkeynes@37
   872
		if( LFLAG(ir) ) {
nkeynes@37
   873
		    /* LDRSH */
nkeynes@37
   874
		} else {
nkeynes@37
   875
		}
nkeynes@49
   876
		UNIMP(ir);
nkeynes@5
   877
		break;
nkeynes@37
   878
	    }
nkeynes@37
   879
	} else {
nkeynes@37
   880
	    /* Data processing */
nkeynes@37
   881
nkeynes@37
   882
	    switch(OPCODE(ir)) {
nkeynes@37
   883
	    case 0: /* AND Rd, Rn, operand */
nkeynes@37
   884
		LRD(ir) = RN(ir) & arm_get_shift_operand(ir);
nkeynes@37
   885
		break;
nkeynes@37
   886
	    case 1: /* ANDS Rd, Rn, operand */
nkeynes@37
   887
		operand = arm_get_shift_operand_s(ir) & RN(ir);
nkeynes@37
   888
		LRD(ir) = operand;
nkeynes@37
   889
		if( RDn(ir) == 15 ) {
nkeynes@37
   890
		    arm_restore_cpsr();
nkeynes@37
   891
		} else {
nkeynes@37
   892
		    armr.n = operand>>31;
nkeynes@37
   893
		    armr.z = (operand == 0);
nkeynes@37
   894
		    armr.c = armr.shift_c;
nkeynes@37
   895
		}
nkeynes@37
   896
		break;
nkeynes@37
   897
	    case 2: /* EOR Rd, Rn, operand */
nkeynes@37
   898
		LRD(ir) = RN(ir) ^ arm_get_shift_operand(ir);
nkeynes@37
   899
		break;
nkeynes@37
   900
	    case 3: /* EORS Rd, Rn, operand */
nkeynes@37
   901
		operand = arm_get_shift_operand_s(ir) ^ RN(ir);
nkeynes@37
   902
		LRD(ir) = operand;
nkeynes@37
   903
		if( RDn(ir) == 15 ) {
nkeynes@37
   904
		    arm_restore_cpsr();
nkeynes@37
   905
		} else {
nkeynes@37
   906
		    armr.n = operand>>31;
nkeynes@37
   907
		    armr.z = (operand == 0);
nkeynes@37
   908
		    armr.c = armr.shift_c;
nkeynes@37
   909
		}
nkeynes@37
   910
		break;
nkeynes@37
   911
	    case 4: /* SUB Rd, Rn, operand */
nkeynes@37
   912
		LRD(ir) = RN(ir) - arm_get_shift_operand(ir);
nkeynes@37
   913
		break;
nkeynes@37
   914
	    case 5: /* SUBS Rd, Rn, operand */
nkeynes@37
   915
		operand = RN(ir);
nkeynes@37
   916
		operand2 = arm_get_shift_operand(ir);
nkeynes@37
   917
		tmp = operand - operand2;
nkeynes@37
   918
		LRD(ir) = tmp;
nkeynes@37
   919
		if( RDn(ir) == 15 ) {
nkeynes@37
   920
		    arm_restore_cpsr();
nkeynes@37
   921
		} else {
nkeynes@37
   922
		    armr.n = tmp>>31;
nkeynes@37
   923
		    armr.z = (tmp == 0);
nkeynes@37
   924
		    armr.c = IS_NOTBORROW(tmp,operand,operand2);
nkeynes@37
   925
		    armr.v = IS_SUBOVERFLOW(tmp,operand,operand2);
nkeynes@37
   926
		}
nkeynes@37
   927
		break;
nkeynes@37
   928
	    case 6: /* RSB Rd, operand, Rn */
nkeynes@37
   929
		LRD(ir) = arm_get_shift_operand(ir) - RN(ir);
nkeynes@37
   930
		break;
nkeynes@37
   931
	    case 7: /* RSBS Rd, operand, Rn */
nkeynes@37
   932
		operand = arm_get_shift_operand(ir);
nkeynes@37
   933
		operand2 = RN(ir);
nkeynes@37
   934
		tmp = operand - operand2;
nkeynes@37
   935
		LRD(ir) = tmp;
nkeynes@37
   936
		if( RDn(ir) == 15 ) {
nkeynes@37
   937
		    arm_restore_cpsr();
nkeynes@37
   938
		} else {
nkeynes@37
   939
		    armr.n = tmp>>31;
nkeynes@37
   940
		    armr.z = (tmp == 0);
nkeynes@37
   941
		    armr.c = IS_NOTBORROW(tmp,operand,operand2);
nkeynes@37
   942
		    armr.v = IS_SUBOVERFLOW(tmp,operand,operand2);
nkeynes@37
   943
		}
nkeynes@37
   944
		break;
nkeynes@37
   945
	    case 8: /* ADD Rd, Rn, operand */
nkeynes@37
   946
		LRD(ir) = RN(ir) + arm_get_shift_operand(ir);
nkeynes@37
   947
		break;
nkeynes@37
   948
	    case 9: /* ADDS Rd, Rn, operand */
nkeynes@37
   949
		operand = arm_get_shift_operand(ir);
nkeynes@37
   950
		operand2 = RN(ir);
nkeynes@37
   951
		tmp = operand + operand2;
nkeynes@37
   952
		LRD(ir) = tmp;
nkeynes@37
   953
		if( RDn(ir) == 15 ) {
nkeynes@37
   954
		    arm_restore_cpsr();
nkeynes@37
   955
		} else {
nkeynes@37
   956
		    armr.n = tmp>>31;
nkeynes@37
   957
		    armr.z = (tmp == 0);
nkeynes@37
   958
		    armr.c = IS_CARRY(tmp,operand,operand2);
nkeynes@37
   959
		    armr.v = IS_ADDOVERFLOW(tmp,operand,operand2);
nkeynes@37
   960
		}
nkeynes@37
   961
		break;			
nkeynes@37
   962
	    case 10: /* ADC */
nkeynes@49
   963
		LRD(ir) = RN(ir) + arm_get_shift_operand(ir) + 
nkeynes@49
   964
		    (armr.c ? 1 : 0);
nkeynes@49
   965
		break;
nkeynes@37
   966
	    case 11: /* ADCS */
nkeynes@49
   967
		operand = arm_get_shift_operand(ir);
nkeynes@49
   968
		operand2 = RN(ir);
nkeynes@49
   969
		tmp = operand + operand2;
nkeynes@49
   970
		tmp2 = tmp + armr.c ? 1 : 0;
nkeynes@49
   971
		LRD(ir) = tmp2;
nkeynes@49
   972
		if( RDn(ir) == 15 ) {
nkeynes@49
   973
		    arm_restore_cpsr();
nkeynes@49
   974
		} else {
nkeynes@49
   975
		    armr.n = tmp >> 31;
nkeynes@49
   976
		    armr.z = (tmp == 0 );
nkeynes@49
   977
		    armr.c = IS_CARRY(tmp,operand,operand2) ||
nkeynes@49
   978
			(tmp2 < tmp);
nkeynes@49
   979
		    armr.v = IS_ADDOVERFLOW(tmp,operand, operand2) ||
nkeynes@49
   980
			((tmp&0x80000000) != (tmp2&0x80000000));
nkeynes@49
   981
		}
nkeynes@49
   982
		break;
nkeynes@37
   983
	    case 12: /* SBC */
nkeynes@49
   984
		LRD(ir) = RN(ir) - arm_get_shift_operand(ir) - 
nkeynes@49
   985
		    (armr.c ? 0 : 1);
nkeynes@49
   986
		break;
nkeynes@37
   987
	    case 13: /* SBCS */
nkeynes@49
   988
		operand = RN(ir);
nkeynes@49
   989
		operand2 = arm_get_shift_operand(ir);
nkeynes@49
   990
		tmp = operand - operand2;
nkeynes@49
   991
		tmp2 = tmp - (armr.c ? 0 : 1);
nkeynes@49
   992
		if( RDn(ir) == 15 ) {
nkeynes@49
   993
		    arm_restore_cpsr();
nkeynes@49
   994
		} else {
nkeynes@49
   995
		    armr.n = tmp >> 31;
nkeynes@49
   996
		    armr.z = (tmp == 0 );
nkeynes@49
   997
		    armr.c = IS_NOTBORROW(tmp,operand,operand2) &&
nkeynes@49
   998
			(tmp2<tmp);
nkeynes@49
   999
		    armr.v = IS_SUBOVERFLOW(tmp,operand,operand2) ||
nkeynes@49
  1000
			((tmp&0x80000000) != (tmp2&0x80000000));
nkeynes@49
  1001
		}
nkeynes@49
  1002
		break;
nkeynes@37
  1003
	    case 14: /* RSC */
nkeynes@49
  1004
		LRD(ir) = arm_get_shift_operand(ir) - RN(ir) -
nkeynes@49
  1005
		    (armr.c ? 0 : 1);
nkeynes@49
  1006
		break;
nkeynes@37
  1007
	    case 15: /* RSCS */
nkeynes@49
  1008
		operand = arm_get_shift_operand(ir);
nkeynes@49
  1009
		operand2 = RN(ir);
nkeynes@49
  1010
		tmp = operand - operand2;
nkeynes@49
  1011
		tmp2 = tmp - (armr.c ? 0 : 1);
nkeynes@49
  1012
		if( RDn(ir) == 15 ) {
nkeynes@49
  1013
		    arm_restore_cpsr();
nkeynes@49
  1014
		} else {
nkeynes@49
  1015
		    armr.n = tmp >> 31;
nkeynes@49
  1016
		    armr.z = (tmp == 0 );
nkeynes@49
  1017
		    armr.c = IS_NOTBORROW(tmp,operand,operand2) &&
nkeynes@49
  1018
			(tmp2<tmp);
nkeynes@49
  1019
		    armr.v = IS_SUBOVERFLOW(tmp,operand,operand2) ||
nkeynes@49
  1020
			((tmp&0x80000000) != (tmp2&0x80000000));
nkeynes@49
  1021
		}
nkeynes@37
  1022
		break;
nkeynes@37
  1023
	    case 17: /* TST Rn, operand */
nkeynes@37
  1024
		operand = arm_get_shift_operand_s(ir) & RN(ir);
nkeynes@37
  1025
		armr.n = operand>>31;
nkeynes@37
  1026
		armr.z = (operand == 0);
nkeynes@37
  1027
		armr.c = armr.shift_c;
nkeynes@37
  1028
		break;
nkeynes@37
  1029
	    case 19: /* TEQ Rn, operand */
nkeynes@37
  1030
		operand = arm_get_shift_operand_s(ir) ^ RN(ir);
nkeynes@37
  1031
		armr.n = operand>>31;
nkeynes@37
  1032
		armr.z = (operand == 0);
nkeynes@37
  1033
		armr.c = armr.shift_c;
nkeynes@37
  1034
		break;				
nkeynes@37
  1035
	    case 21: /* CMP Rn, operand */
nkeynes@37
  1036
		operand = RN(ir);
nkeynes@37
  1037
		operand2 = arm_get_shift_operand(ir);
nkeynes@37
  1038
		tmp = operand - operand2;
nkeynes@37
  1039
		armr.n = tmp>>31;
nkeynes@37
  1040
		armr.z = (tmp == 0);
nkeynes@37
  1041
		armr.c = IS_NOTBORROW(tmp,operand,operand2);
nkeynes@37
  1042
		armr.v = IS_SUBOVERFLOW(tmp,operand,operand2);
nkeynes@37
  1043
		break;
nkeynes@37
  1044
	    case 23: /* CMN Rn, operand */
nkeynes@37
  1045
		operand = RN(ir);
nkeynes@37
  1046
		operand2 = arm_get_shift_operand(ir);
nkeynes@37
  1047
		tmp = operand + operand2;
nkeynes@37
  1048
		armr.n = tmp>>31;
nkeynes@37
  1049
		armr.z = (tmp == 0);
nkeynes@37
  1050
		armr.c = IS_CARRY(tmp,operand,operand2);
nkeynes@37
  1051
		armr.v = IS_ADDOVERFLOW(tmp,operand,operand2);
nkeynes@37
  1052
		break;
nkeynes@37
  1053
	    case 24: /* ORR Rd, Rn, operand */
nkeynes@37
  1054
		LRD(ir) = RN(ir) | arm_get_shift_operand(ir);
nkeynes@37
  1055
		break;
nkeynes@37
  1056
	    case 25: /* ORRS Rd, Rn, operand */
nkeynes@37
  1057
		operand = arm_get_shift_operand_s(ir) | RN(ir);
nkeynes@37
  1058
		LRD(ir) = operand;
nkeynes@37
  1059
		if( RDn(ir) == 15 ) {
nkeynes@37
  1060
		    arm_restore_cpsr();
nkeynes@37
  1061
		} else {
nkeynes@37
  1062
		    armr.n = operand>>31;
nkeynes@37
  1063
		    armr.z = (operand == 0);
nkeynes@37
  1064
		    armr.c = armr.shift_c;
nkeynes@37
  1065
		}
nkeynes@37
  1066
		break;
nkeynes@37
  1067
	    case 26: /* MOV Rd, operand */
nkeynes@37
  1068
		LRD(ir) = arm_get_shift_operand(ir);
nkeynes@37
  1069
		break;
nkeynes@37
  1070
	    case 27: /* MOVS Rd, operand */
nkeynes@37
  1071
		operand = arm_get_shift_operand_s(ir);
nkeynes@37
  1072
		LRD(ir) = operand;
nkeynes@37
  1073
		if( RDn(ir) == 15 ) {
nkeynes@37
  1074
		    arm_restore_cpsr();
nkeynes@37
  1075
		} else {
nkeynes@37
  1076
		    armr.n = operand>>31;
nkeynes@37
  1077
		    armr.z = (operand == 0);
nkeynes@37
  1078
		    armr.c = armr.shift_c;
nkeynes@37
  1079
		}
nkeynes@37
  1080
		break;
nkeynes@37
  1081
	    case 28: /* BIC Rd, Rn, operand */
nkeynes@37
  1082
		LRD(ir) = RN(ir) & (~arm_get_shift_operand(ir));
nkeynes@37
  1083
		break;
nkeynes@37
  1084
	    case 29: /* BICS Rd, Rn, operand */
nkeynes@37
  1085
		operand = RN(ir) & (~arm_get_shift_operand_s(ir));
nkeynes@37
  1086
		LRD(ir) = operand;
nkeynes@37
  1087
		if( RDn(ir) == 15 ) {
nkeynes@37
  1088
		    arm_restore_cpsr();
nkeynes@37
  1089
		} else {
nkeynes@37
  1090
		    armr.n = operand>>31;
nkeynes@37
  1091
		    armr.z = (operand == 0);
nkeynes@37
  1092
		    armr.c = armr.shift_c;
nkeynes@37
  1093
		}
nkeynes@37
  1094
		break;
nkeynes@37
  1095
	    case 30: /* MVN Rd, operand */
nkeynes@37
  1096
		LRD(ir) = ~arm_get_shift_operand(ir);
nkeynes@37
  1097
		break;
nkeynes@37
  1098
	    case 31: /* MVNS Rd, operand */
nkeynes@37
  1099
		operand = ~arm_get_shift_operand_s(ir);
nkeynes@37
  1100
		LRD(ir) = operand;
nkeynes@37
  1101
		if( RDn(ir) == 15 ) {
nkeynes@37
  1102
		    arm_restore_cpsr();
nkeynes@37
  1103
		} else {
nkeynes@37
  1104
		    armr.n = operand>>31;
nkeynes@37
  1105
		    armr.z = (operand == 0);
nkeynes@37
  1106
		    armr.c = armr.shift_c;
nkeynes@37
  1107
		}
nkeynes@37
  1108
		break;
nkeynes@37
  1109
	    default:
nkeynes@37
  1110
		UNIMP(ir);
nkeynes@37
  1111
	    }
nkeynes@5
  1112
	}
nkeynes@37
  1113
	break;
nkeynes@37
  1114
    case 1: /* Load/store */
nkeynes@37
  1115
	operand = arm_get_address_operand(ir);
nkeynes@37
  1116
	switch( (ir>>20)&0x17 ) {
nkeynes@37
  1117
	case 0: case 16: case 18: /* STR Rd, address */
nkeynes@37
  1118
	    arm_write_long( operand, RD(ir) );
nkeynes@37
  1119
	    break;
nkeynes@37
  1120
	case 1: case 17: case 19: /* LDR Rd, address */
nkeynes@37
  1121
	    LRD(ir) = arm_read_long(operand);
nkeynes@37
  1122
	    break;
nkeynes@37
  1123
	case 2: /* STRT Rd, address */
nkeynes@37
  1124
	    arm_write_long_user( operand, RD(ir) );
nkeynes@37
  1125
	    break;
nkeynes@37
  1126
	case 3: /* LDRT Rd, address */
nkeynes@37
  1127
	    LRD(ir) = arm_read_long_user( operand );
nkeynes@37
  1128
	    break;
nkeynes@37
  1129
	case 4: case 20: case 22: /* STRB Rd, address */
nkeynes@37
  1130
	    arm_write_byte( operand, RD(ir) );
nkeynes@37
  1131
	    break;
nkeynes@37
  1132
	case 5: case 21: case 23: /* LDRB Rd, address */
nkeynes@37
  1133
	    LRD(ir) = arm_read_byte( operand );
nkeynes@37
  1134
	    break;
nkeynes@37
  1135
	case 6: /* STRBT Rd, address */
nkeynes@37
  1136
	    arm_write_byte_user( operand, RD(ir) );
nkeynes@37
  1137
	    break;
nkeynes@37
  1138
	case 7: /* LDRBT Rd, address */
nkeynes@37
  1139
	    LRD(ir) = arm_read_byte_user( operand );
nkeynes@37
  1140
	    break;
nkeynes@37
  1141
	}
nkeynes@37
  1142
	break;
nkeynes@37
  1143
    case 2: /* Load/store multiple, branch*/
nkeynes@37
  1144
	if( (ir & 0x02000000) == 0x02000000 ) { /* B[L] imm24 */
nkeynes@37
  1145
	    operand = (SIGNEXT24(ir&0x00FFFFFF) << 2);
nkeynes@37
  1146
	    if( (ir & 0x01000000) == 0x01000000 ) { 
nkeynes@37
  1147
		armr.r[14] = pc; /* BL */
nkeynes@37
  1148
	    }
nkeynes@37
  1149
	    armr.r[15] = pc + 4 + operand;
nkeynes@37
  1150
	} else { /* Load/store multiple */
nkeynes@46
  1151
	    operand = RN(ir);
nkeynes@66
  1152
	    
nkeynes@66
  1153
	    switch( (ir & 0x01D00000) >> 20 ) {
nkeynes@66
  1154
	    case 0: /* STMDA */
nkeynes@66
  1155
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1156
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1157
			arm_write_long( operand, armr.r[i] );
nkeynes@66
  1158
			operand -= 4;
nkeynes@66
  1159
		    }
nkeynes@66
  1160
		}
nkeynes@66
  1161
		break;
nkeynes@66
  1162
	    case 1: /* LDMDA */
nkeynes@66
  1163
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1164
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1165
			armr.r[i] = arm_read_long( operand );
nkeynes@66
  1166
			operand -= 4;
nkeynes@66
  1167
		    }
nkeynes@66
  1168
		}
nkeynes@66
  1169
		break;
nkeynes@66
  1170
	    case 4: /* STMDA (S) */
nkeynes@66
  1171
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1172
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1173
			arm_write_long( operand, USER_R(i) );
nkeynes@66
  1174
			operand -= 4;
nkeynes@66
  1175
		    }
nkeynes@66
  1176
		}
nkeynes@66
  1177
		break;
nkeynes@66
  1178
	    case 5: /* LDMDA (S) */
nkeynes@66
  1179
		if( (ir&0x00008000) ) { /* Load PC */
nkeynes@66
  1180
		    for( i=15; i>= 0; i-- ) {
nkeynes@66
  1181
			if( (ir & (1<<i)) ) {
nkeynes@66
  1182
			    armr.r[i] = arm_read_long( operand );
nkeynes@66
  1183
			    operand -= 4;
nkeynes@46
  1184
			}
nkeynes@46
  1185
		    }
nkeynes@46
  1186
		    arm_restore_cpsr();
nkeynes@46
  1187
		} else {
nkeynes@66
  1188
		    for( i=15; i>= 0; i-- ) {
nkeynes@66
  1189
			if( (ir & (1<<i)) ) {
nkeynes@66
  1190
			    USER_R(i) = arm_read_long( operand );
nkeynes@66
  1191
			    operand -= 4;
nkeynes@46
  1192
			}
nkeynes@46
  1193
		    }
nkeynes@66
  1194
		}
nkeynes@66
  1195
		break;
nkeynes@66
  1196
	    case 8: /* STMIA */
nkeynes@66
  1197
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1198
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1199
			arm_write_long( operand, armr.r[i] );
nkeynes@66
  1200
			operand += 4;
nkeynes@66
  1201
		    }
nkeynes@66
  1202
		}
nkeynes@66
  1203
		break;
nkeynes@66
  1204
	    case 9: /* LDMIA */
nkeynes@66
  1205
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1206
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1207
			armr.r[i] = arm_read_long( operand );
nkeynes@66
  1208
			operand += 4;
nkeynes@66
  1209
		    }
nkeynes@66
  1210
		}
nkeynes@66
  1211
		break;
nkeynes@66
  1212
	    case 12: /* STMIA (S) */
nkeynes@66
  1213
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1214
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1215
			arm_write_long( operand, USER_R(i) );
nkeynes@66
  1216
			operand += 4;
nkeynes@66
  1217
		    }
nkeynes@66
  1218
		}
nkeynes@66
  1219
		break;
nkeynes@66
  1220
	    case 13: /* LDMIA (S) */
nkeynes@66
  1221
		if( (ir&0x00008000) ) { /* Load PC */
nkeynes@66
  1222
		    for( i=0; i < 16; i++ ) {
nkeynes@66
  1223
			if( (ir & (1<<i)) ) {
nkeynes@66
  1224
			    armr.r[i] = arm_read_long( operand );
nkeynes@66
  1225
			    operand += 4;
nkeynes@46
  1226
			}
nkeynes@46
  1227
		    }
nkeynes@66
  1228
		    arm_restore_cpsr();
nkeynes@66
  1229
		} else {
nkeynes@66
  1230
		    for( i=0; i < 16; i++ ) {
nkeynes@66
  1231
			if( (ir & (1<<i)) ) {
nkeynes@66
  1232
			    USER_R(i) = arm_read_long( operand );
nkeynes@66
  1233
			    operand += 4;
nkeynes@46
  1234
			}
nkeynes@46
  1235
		    }
nkeynes@46
  1236
		}
nkeynes@66
  1237
		break;
nkeynes@66
  1238
	    case 16: /* STMDB */
nkeynes@66
  1239
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1240
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1241
			operand -= 4;
nkeynes@66
  1242
			arm_write_long( operand, armr.r[i] );
nkeynes@46
  1243
		    }
nkeynes@46
  1244
		}
nkeynes@66
  1245
		break;
nkeynes@66
  1246
	    case 17: /* LDMDB */
nkeynes@66
  1247
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1248
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1249
			operand -= 4;
nkeynes@66
  1250
			armr.r[i] = arm_read_long( operand );
nkeynes@66
  1251
		    }
nkeynes@66
  1252
		}
nkeynes@66
  1253
		break;
nkeynes@66
  1254
	    case 20: /* STMDB (S) */
nkeynes@66
  1255
		for( i=15; i>= 0; i-- ) {
nkeynes@66
  1256
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1257
			operand -= 4;
nkeynes@66
  1258
			arm_write_long( operand, USER_R(i) );
nkeynes@66
  1259
		    }
nkeynes@66
  1260
		}
nkeynes@66
  1261
		break;
nkeynes@66
  1262
	    case 21: /* LDMDB (S) */
nkeynes@66
  1263
		if( (ir&0x00008000) ) { /* Load PC */
nkeynes@66
  1264
		    for( i=15; i>= 0; i-- ) {
nkeynes@66
  1265
			if( (ir & (1<<i)) ) {
nkeynes@66
  1266
			    operand -= 4;
nkeynes@66
  1267
			    armr.r[i] = arm_read_long( operand );
nkeynes@66
  1268
			}
nkeynes@66
  1269
		    }
nkeynes@66
  1270
		    arm_restore_cpsr();
nkeynes@66
  1271
		} else {
nkeynes@66
  1272
		    for( i=15; i>= 0; i-- ) {
nkeynes@66
  1273
			if( (ir & (1<<i)) ) {
nkeynes@66
  1274
			    operand -= 4;
nkeynes@66
  1275
			    USER_R(i) = arm_read_long( operand );
nkeynes@66
  1276
			}
nkeynes@66
  1277
		    }
nkeynes@66
  1278
		}
nkeynes@66
  1279
		break;
nkeynes@66
  1280
	    case 24: /* STMIB */
nkeynes@66
  1281
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1282
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1283
			operand += 4;
nkeynes@66
  1284
			arm_write_long( operand, armr.r[i] );
nkeynes@66
  1285
		    }
nkeynes@66
  1286
		}
nkeynes@66
  1287
		break;
nkeynes@66
  1288
	    case 25: /* LDMIB */
nkeynes@66
  1289
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1290
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1291
			operand += 4;
nkeynes@66
  1292
			armr.r[i] = arm_read_long( operand );
nkeynes@66
  1293
		    }
nkeynes@66
  1294
		}
nkeynes@66
  1295
		break;
nkeynes@66
  1296
	    case 28: /* STMIB (S) */
nkeynes@66
  1297
		for( i=0; i< 16; i++ ) {
nkeynes@66
  1298
		    if( (ir & (1<<i)) ) {
nkeynes@66
  1299
			operand += 4;
nkeynes@66
  1300
			arm_write_long( operand, USER_R(i) );
nkeynes@66
  1301
		    }
nkeynes@66
  1302
		}
nkeynes@66
  1303
		break;
nkeynes@66
  1304
	    case 29: /* LDMIB (S) */
nkeynes@66
  1305
		if( (ir&0x00008000) ) { /* Load PC */
nkeynes@66
  1306
		    for( i=0; i < 16; i++ ) {
nkeynes@66
  1307
			if( (ir & (1<<i)) ) {
nkeynes@66
  1308
			    operand += 4;
nkeynes@66
  1309
			    armr.r[i] = arm_read_long( operand );
nkeynes@66
  1310
			}
nkeynes@66
  1311
		    }
nkeynes@66
  1312
		    arm_restore_cpsr();
nkeynes@66
  1313
		} else {
nkeynes@66
  1314
		    for( i=0; i < 16; i++ ) {
nkeynes@66
  1315
			if( (ir & (1<<i)) ) {
nkeynes@66
  1316
			    operand += 4;
nkeynes@66
  1317
			    USER_R(i) = arm_read_long( operand );
nkeynes@66
  1318
			}
nkeynes@66
  1319
		    }
nkeynes@66
  1320
		}
nkeynes@66
  1321
		break;
nkeynes@46
  1322
	    }
nkeynes@66
  1323
	    
nkeynes@66
  1324
	    if( WFLAG(ir) ) 
nkeynes@66
  1325
		LRN(ir) = operand;
nkeynes@37
  1326
	}
nkeynes@37
  1327
	break;
nkeynes@37
  1328
    case 3: /* Copro */
nkeynes@51
  1329
	if( (ir & 0x0F000000) == 0x0F000000 ) { /* SWI */
nkeynes@51
  1330
	    arm_raise_exception( EXC_SOFTWARE );
nkeynes@51
  1331
	} else {
nkeynes@51
  1332
	    UNIMP(ir);
nkeynes@51
  1333
	}
nkeynes@37
  1334
	break;
nkeynes@37
  1335
    }
nkeynes@37
  1336
    return TRUE;
nkeynes@2
  1337
}
.