nkeynes@10 | 1 | /**
|
nkeynes@586 | 2 | * $Id$
|
nkeynes@10 | 3 | *
|
nkeynes@54 | 4 | * This file defines the internal functions exported/used by the SH4 core,
|
nkeynes@54 | 5 | * except for disassembly functions defined in sh4dasm.h
|
nkeynes@10 | 6 | *
|
nkeynes@10 | 7 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@10 | 8 | *
|
nkeynes@10 | 9 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@10 | 10 | * it under the terms of the GNU General Public License as published by
|
nkeynes@10 | 11 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@10 | 12 | * (at your option) any later version.
|
nkeynes@10 | 13 | *
|
nkeynes@10 | 14 | * This program is distributed in the hope that it will be useful,
|
nkeynes@10 | 15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@10 | 16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@10 | 17 | * GNU General Public License for more details.
|
nkeynes@1 | 18 | */
|
nkeynes@30 | 19 |
|
nkeynes@736 | 20 | #ifndef lxdream_sh4core_H
|
nkeynes@736 | 21 | #define lxdream_sh4core_H 1
|
nkeynes@1 | 22 |
|
nkeynes@27 | 23 | #include <glib/gtypes.h>
|
nkeynes@1 | 24 | #include <stdint.h>
|
nkeynes@23 | 25 | #include <stdio.h>
|
nkeynes@378 | 26 | #include "mem.h"
|
nkeynes@586 | 27 | #include "sh4/sh4.h"
|
nkeynes@1 | 28 |
|
nkeynes@1 | 29 | #ifdef __cplusplus
|
nkeynes@1 | 30 | extern "C" {
|
nkeynes@1 | 31 | #endif
|
nkeynes@1 | 32 |
|
nkeynes@586 | 33 | /* Breakpoint data structure */
|
nkeynes@586 | 34 | extern struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
|
nkeynes@586 | 35 | extern int sh4_breakpoint_count;
|
nkeynes@591 | 36 | extern gboolean sh4_starting;
|
nkeynes@27 | 37 |
|
nkeynes@27 | 38 | /**
|
nkeynes@586 | 39 | * Cached direct pointer to the current instruction page. If AT is on, this
|
nkeynes@586 | 40 | * is derived from the ITLB, otherwise this will be the entire memory region.
|
nkeynes@586 | 41 | * This is actually a fairly useful optimization, as we can make a lot of
|
nkeynes@586 | 42 | * assumptions about the "current page" that we can't make in general for
|
nkeynes@586 | 43 | * arbitrary virtual addresses.
|
nkeynes@27 | 44 | */
|
nkeynes@586 | 45 | struct sh4_icache_struct {
|
nkeynes@586 | 46 | sh4ptr_t page; // Page pointer (NULL if no page)
|
nkeynes@586 | 47 | sh4vma_t page_vma; // virtual address of the page.
|
nkeynes@586 | 48 | sh4addr_t page_ppa; // physical address of the page
|
nkeynes@586 | 49 | uint32_t mask; // page mask
|
nkeynes@586 | 50 | };
|
nkeynes@586 | 51 | extern struct sh4_icache_struct sh4_icache;
|
nkeynes@586 | 52 |
|
nkeynes@930 | 53 | extern struct mem_region_fn **sh4_address_space;
|
nkeynes@930 | 54 |
|
nkeynes@27 | 55 | /**
|
nkeynes@586 | 56 | * Test if a given address is contained in the current icache entry
|
nkeynes@27 | 57 | */
|
nkeynes@586 | 58 | #define IS_IN_ICACHE(addr) (sh4_icache.page_vma == ((addr) & sh4_icache.mask))
|
nkeynes@27 | 59 | /**
|
nkeynes@586 | 60 | * Return a pointer for the given vma, under the assumption that it is
|
nkeynes@586 | 61 | * actually contained in the current icache entry.
|
nkeynes@27 | 62 | */
|
nkeynes@586 | 63 | #define GET_ICACHE_PTR(addr) (sh4_icache.page + ((addr)-sh4_icache.page_vma))
|
nkeynes@27 | 64 | /**
|
nkeynes@586 | 65 | * Return the physical (external) address for the given vma, assuming that it is
|
nkeynes@586 | 66 | * actually contained in the current icache entry.
|
nkeynes@27 | 67 | */
|
nkeynes@586 | 68 | #define GET_ICACHE_PHYS(addr) (sh4_icache.page_ppa + ((addr)-sh4_icache.page_vma))
|
nkeynes@27 | 69 |
|
nkeynes@589 | 70 | /**
|
nkeynes@589 | 71 | * Return the virtual (vma) address for the first address past the end of the
|
nkeynes@589 | 72 | * cache entry. Assumes that there is in fact a current icache entry.
|
nkeynes@589 | 73 | */
|
nkeynes@589 | 74 | #define GET_ICACHE_END() (sh4_icache.page_vma + (~sh4_icache.mask) + 1)
|
nkeynes@589 | 75 |
|
nkeynes@740 | 76 |
|
nkeynes@740 | 77 | /**
|
nkeynes@740 | 78 | * SH4 vm-exit flag - exit the current block but continue (eg exception handling)
|
nkeynes@740 | 79 | */
|
nkeynes@740 | 80 | #define CORE_EXIT_CONTINUE 1
|
nkeynes@740 | 81 |
|
nkeynes@740 | 82 | /**
|
nkeynes@740 | 83 | * SH4 vm-exit flag - exit the current block and halt immediately (eg fatal error)
|
nkeynes@740 | 84 | */
|
nkeynes@740 | 85 | #define CORE_EXIT_HALT 2
|
nkeynes@740 | 86 |
|
nkeynes@740 | 87 | /**
|
nkeynes@740 | 88 | * SH4 vm-exit flag - exit the current block and halt immediately for a system
|
nkeynes@740 | 89 | * breakpoint.
|
nkeynes@740 | 90 | */
|
nkeynes@740 | 91 | #define CORE_EXIT_BREAKPOINT 3
|
nkeynes@740 | 92 |
|
nkeynes@740 | 93 | /**
|
nkeynes@740 | 94 | * SH4 vm-exit flag - exit the current block and continue after performing a full
|
nkeynes@740 | 95 | * system reset (dreamcast_reset())
|
nkeynes@740 | 96 | */
|
nkeynes@740 | 97 | #define CORE_EXIT_SYSRESET 4
|
nkeynes@740 | 98 |
|
nkeynes@740 | 99 | /**
|
nkeynes@740 | 100 | * SH4 vm-exit flag - exit the current block and continue after the next IRQ.
|
nkeynes@740 | 101 | */
|
nkeynes@740 | 102 | #define CORE_EXIT_SLEEP 5
|
nkeynes@740 | 103 |
|
nkeynes@740 | 104 | /**
|
nkeynes@740 | 105 | * SH4 vm-exit flag - exit the current block and flush all instruction caches (ie
|
nkeynes@740 | 106 | * if address translation has changed)
|
nkeynes@740 | 107 | */
|
nkeynes@740 | 108 | #define CORE_EXIT_FLUSH_ICACHE 6
|
nkeynes@740 | 109 |
|
nkeynes@740 | 110 | typedef uint32_t (*sh4_run_slice_fn)(uint32_t);
|
nkeynes@740 | 111 |
|
nkeynes@586 | 112 | /* SH4 module functions */
|
nkeynes@1 | 113 | void sh4_init( void );
|
nkeynes@1 | 114 | void sh4_reset( void );
|
nkeynes@1 | 115 | void sh4_run( void );
|
nkeynes@1 | 116 | void sh4_stop( void );
|
nkeynes@617 | 117 | uint32_t sh4_run_slice( uint32_t nanos ); // Run single timeslice using emulator
|
nkeynes@617 | 118 | uint32_t sh4_xlat_run_slice( uint32_t nanos ); // Run single timeslice using translator
|
nkeynes@617 | 119 | uint32_t sh4_sleep_run_slice( uint32_t nanos ); // Run single timeslice while the CPU is asleep
|
nkeynes@586 | 120 |
|
nkeynes@740 | 121 | /**
|
nkeynes@740 | 122 | * Immediately exit from the currently executing instruction with the given
|
nkeynes@740 | 123 | * exit code. This method does not return.
|
nkeynes@740 | 124 | */
|
nkeynes@740 | 125 | void sh4_core_exit( int exit_code );
|
nkeynes@740 | 126 |
|
nkeynes@740 | 127 | /**
|
nkeynes@740 | 128 | * Exit the current block at the end of the current instruction, flush the
|
nkeynes@740 | 129 | * translation cache (completely) and return control to sh4_xlat_run_slice.
|
nkeynes@740 | 130 | *
|
nkeynes@740 | 131 | * As a special case, if the current instruction is actually the last
|
nkeynes@740 | 132 | * instruction in the block (ie it's in a delay slot), this function
|
nkeynes@740 | 133 | * returns to allow normal completion of the translation block. Otherwise
|
nkeynes@740 | 134 | * this function never returns.
|
nkeynes@740 | 135 | *
|
nkeynes@740 | 136 | * Must only be invoked (indirectly) from within translated code.
|
nkeynes@740 | 137 | */
|
nkeynes@740 | 138 | void sh4_flush_icache();
|
nkeynes@740 | 139 |
|
nkeynes@586 | 140 | /* SH4 peripheral module functions */
|
nkeynes@586 | 141 | void CPG_reset( void );
|
nkeynes@586 | 142 | void DMAC_reset( void );
|
nkeynes@586 | 143 | void DMAC_run_slice( uint32_t );
|
nkeynes@586 | 144 | void DMAC_save_state( FILE * );
|
nkeynes@586 | 145 | int DMAC_load_state( FILE * );
|
nkeynes@586 | 146 | void INTC_reset( void );
|
nkeynes@586 | 147 | void INTC_save_state( FILE *f );
|
nkeynes@586 | 148 | int INTC_load_state( FILE *f );
|
nkeynes@586 | 149 | void MMU_reset( void );
|
nkeynes@586 | 150 | void MMU_save_state( FILE *f );
|
nkeynes@586 | 151 | int MMU_load_state( FILE *f );
|
nkeynes@586 | 152 | void MMU_ldtlb();
|
nkeynes@931 | 153 | void CCN_save_state( FILE *f );
|
nkeynes@931 | 154 | int CCN_load_state( FILE *f );
|
nkeynes@586 | 155 | void SCIF_reset( void );
|
nkeynes@586 | 156 | void SCIF_run_slice( uint32_t );
|
nkeynes@586 | 157 | void SCIF_save_state( FILE *f );
|
nkeynes@586 | 158 | int SCIF_load_state( FILE *f );
|
nkeynes@586 | 159 | void SCIF_update_line_speed(void);
|
nkeynes@669 | 160 | void TMU_init( void );
|
nkeynes@586 | 161 | void TMU_reset( void );
|
nkeynes@586 | 162 | void TMU_run_slice( uint32_t );
|
nkeynes@586 | 163 | void TMU_save_state( FILE * );
|
nkeynes@586 | 164 | int TMU_load_state( FILE * );
|
nkeynes@586 | 165 | void TMU_update_clocks( void );
|
nkeynes@841 | 166 | void PMM_reset( void );
|
nkeynes@841 | 167 | void PMM_write_control( int, uint32_t );
|
nkeynes@841 | 168 | void PMM_save_state( FILE * );
|
nkeynes@841 | 169 | int PMM_load_state( FILE * );
|
nkeynes@841 | 170 | uint32_t PMM_run_slice( uint32_t );
|
nkeynes@759 | 171 | uint32_t sh4_translate_run_slice(uint32_t);
|
nkeynes@759 | 172 | uint32_t sh4_emulate_run_slice(uint32_t);
|
nkeynes@586 | 173 |
|
nkeynes@586 | 174 | /* SH4 instruction support methods */
|
nkeynes@929 | 175 | mem_region_fn_t FASTCALL sh7750_decode_address( sh4addr_t address );
|
nkeynes@929 | 176 | void FASTCALL sh7750_decode_address_copy( sh4addr_t address, mem_region_fn_t result );
|
nkeynes@905 | 177 | void FASTCALL sh4_sleep( void );
|
nkeynes@905 | 178 | void FASTCALL sh4_fsca( uint32_t angle, float *fr );
|
nkeynes@905 | 179 | void FASTCALL sh4_ftrv( float *fv );
|
nkeynes@905 | 180 | uint32_t FASTCALL sh4_read_sr(void);
|
nkeynes@905 | 181 | void FASTCALL sh4_write_sr(uint32_t val);
|
nkeynes@905 | 182 | void FASTCALL sh4_write_fpscr(uint32_t val);
|
nkeynes@905 | 183 | void FASTCALL sh4_switch_fr_banks(void);
|
nkeynes@905 | 184 | void FASTCALL signsat48(void);
|
nkeynes@597 | 185 | gboolean sh4_has_page( sh4vma_t vma );
|
nkeynes@378 | 186 |
|
nkeynes@586 | 187 | /* SH4 Memory */
|
nkeynes@603 | 188 | #define MMU_VMA_ERROR 0x80000000
|
nkeynes@586 | 189 | /**
|
nkeynes@586 | 190 | * Update the sh4_icache structure to contain the specified vma. If the vma
|
nkeynes@586 | 191 | * cannot be resolved, an MMU exception is raised and the function returns
|
nkeynes@586 | 192 | * FALSE. Otherwise, returns TRUE and updates sh4_icache accordingly.
|
nkeynes@586 | 193 | * Note: If the vma resolves to a non-memory area, sh4_icache will be
|
nkeynes@586 | 194 | * invalidated, but the function will still return TRUE.
|
nkeynes@586 | 195 | * @return FALSE if an MMU exception was raised, otherwise TRUE.
|
nkeynes@586 | 196 | */
|
nkeynes@905 | 197 | gboolean FASTCALL mmu_update_icache( sh4vma_t addr );
|
nkeynes@23 | 198 |
|
nkeynes@586 | 199 | /**
|
nkeynes@586 | 200 | * Resolve a virtual address through the TLB for a read operation, returning
|
nkeynes@586 | 201 | * the resultant P4 or external address. If the resolution fails, the
|
nkeynes@586 | 202 | * appropriate MMU exception is raised and the value MMU_VMA_ERROR is returned.
|
nkeynes@586 | 203 | * @return An external address (0x00000000-0x1FFFFFFF), a P4 address
|
nkeynes@586 | 204 | * (0xE0000000 - 0xFFFFFFFF), or MMU_VMA_ERROR.
|
nkeynes@586 | 205 | */
|
nkeynes@927 | 206 | #ifdef HAVE_FRAME_ADDRESS
|
nkeynes@927 | 207 | sh4addr_t FASTCALL mmu_vma_to_phys_read( sh4vma_t addr, void *exc );
|
nkeynes@927 | 208 | sh4addr_t FASTCALL mmu_vma_to_phys_write( sh4vma_t addr, void *exc );
|
nkeynes@927 | 209 | #else
|
nkeynes@905 | 210 | sh4addr_t FASTCALL mmu_vma_to_phys_read( sh4vma_t addr );
|
nkeynes@905 | 211 | sh4addr_t FASTCALL mmu_vma_to_phys_write( sh4vma_t addr );
|
nkeynes@927 | 212 | #endif
|
nkeynes@905 | 213 | sh4addr_t FASTCALL mmu_vma_to_phys_disasm( sh4vma_t addr );
|
nkeynes@1 | 214 |
|
nkeynes@905 | 215 | int64_t FASTCALL sh4_read_quad( sh4addr_t addr );
|
nkeynes@905 | 216 | int32_t FASTCALL sh4_read_long( sh4addr_t addr );
|
nkeynes@905 | 217 | int32_t FASTCALL sh4_read_word( sh4addr_t addr );
|
nkeynes@905 | 218 | int32_t FASTCALL sh4_read_byte( sh4addr_t addr );
|
nkeynes@905 | 219 | void FASTCALL sh4_write_quad( sh4addr_t addr, uint64_t val );
|
nkeynes@905 | 220 | void FASTCALL sh4_write_long( sh4addr_t addr, uint32_t val );
|
nkeynes@905 | 221 | void FASTCALL sh4_write_word( sh4addr_t addr, uint32_t val );
|
nkeynes@905 | 222 | void FASTCALL sh4_write_byte( sh4addr_t addr, uint32_t val );
|
nkeynes@527 | 223 | int32_t sh4_read_phys_word( sh4addr_t addr );
|
nkeynes@911 | 224 | void FASTCALL sh4_flush_store_queue( sh4addr_t addr );
|
nkeynes@911 | 225 | gboolean FASTCALL sh4_flush_store_queue_mmu( sh4addr_t addr );
|
nkeynes@10 | 226 |
|
nkeynes@586 | 227 | /* SH4 Exceptions */
|
nkeynes@586 | 228 | #define EXC_POWER_RESET 0x000 /* reset vector */
|
nkeynes@586 | 229 | #define EXC_MANUAL_RESET 0x020 /* reset vector */
|
nkeynes@586 | 230 | #define EXC_TLB_MISS_READ 0x040 /* TLB vector */
|
nkeynes@586 | 231 | #define EXC_TLB_MISS_WRITE 0x060 /* TLB vector */
|
nkeynes@586 | 232 | #define EXC_INIT_PAGE_WRITE 0x080
|
nkeynes@586 | 233 | #define EXC_TLB_PROT_READ 0x0A0
|
nkeynes@586 | 234 | #define EXC_TLB_PROT_WRITE 0x0C0
|
nkeynes@586 | 235 | #define EXC_DATA_ADDR_READ 0x0E0
|
nkeynes@586 | 236 | #define EXC_DATA_ADDR_WRITE 0x100
|
nkeynes@586 | 237 | #define EXC_TLB_MULTI_HIT 0x140
|
nkeynes@586 | 238 | #define EXC_SLOT_ILLEGAL 0x1A0
|
nkeynes@586 | 239 | #define EXC_ILLEGAL 0x180
|
nkeynes@586 | 240 | #define EXC_TRAP 0x160
|
nkeynes@586 | 241 | #define EXC_FPU_DISABLED 0x800
|
nkeynes@586 | 242 | #define EXC_SLOT_FPU_DISABLED 0x820
|
nkeynes@374 | 243 |
|
nkeynes@586 | 244 | #define EXV_EXCEPTION 0x100 /* General exception vector */
|
nkeynes@586 | 245 | #define EXV_TLBMISS 0x400 /* TLB-miss exception vector */
|
nkeynes@586 | 246 | #define EXV_INTERRUPT 0x600 /* External interrupt vector */
|
nkeynes@586 | 247 |
|
nkeynes@905 | 248 | gboolean FASTCALL sh4_raise_exception( int );
|
nkeynes@905 | 249 | gboolean FASTCALL sh4_raise_reset( int );
|
nkeynes@905 | 250 | gboolean FASTCALL sh4_raise_trap( int );
|
nkeynes@905 | 251 | gboolean FASTCALL sh4_raise_slot_exception( int, int );
|
nkeynes@905 | 252 | gboolean FASTCALL sh4_raise_tlb_exception( int );
|
nkeynes@905 | 253 | void FASTCALL sh4_accept_interrupt( void );
|
nkeynes@1 | 254 |
|
nkeynes@1 | 255 | /* Status Register (SR) bits */
|
nkeynes@1 | 256 | #define SR_MD 0x40000000 /* Processor mode ( User=0, Privileged=1 ) */
|
nkeynes@1 | 257 | #define SR_RB 0x20000000 /* Register bank (priviledged mode only) */
|
nkeynes@1 | 258 | #define SR_BL 0x10000000 /* Exception/interupt block (1 = masked) */
|
nkeynes@1 | 259 | #define SR_FD 0x00008000 /* FPU disable */
|
nkeynes@1 | 260 | #define SR_M 0x00000200
|
nkeynes@1 | 261 | #define SR_Q 0x00000100
|
nkeynes@1 | 262 | #define SR_IMASK 0x000000F0 /* Interrupt mask level */
|
nkeynes@1 | 263 | #define SR_S 0x00000002 /* Saturation operation for MAC instructions */
|
nkeynes@1 | 264 | #define SR_T 0x00000001 /* True/false or carry/borrow */
|
nkeynes@1 | 265 | #define SR_MASK 0x700083F3
|
nkeynes@1 | 266 | #define SR_MQSTMASK 0xFFFFFCFC /* Mask to clear the flags we're keeping separately */
|
nkeynes@586 | 267 | #define SR_MDRB 0x60000000 /* MD+RB mask for convenience */
|
nkeynes@1 | 268 |
|
nkeynes@1 | 269 | #define IS_SH4_PRIVMODE() (sh4r.sr&SR_MD)
|
nkeynes@1 | 270 | #define SH4_INTMASK() ((sh4r.sr&SR_IMASK)>>4)
|
nkeynes@265 | 271 | #define SH4_EVENT_PENDING() (sh4r.event_pending <= sh4r.slice_cycle && !sh4r.in_delay_slot)
|
nkeynes@1 | 272 |
|
nkeynes@1 | 273 | #define FPSCR_FR 0x00200000 /* FPU register bank */
|
nkeynes@1 | 274 | #define FPSCR_SZ 0x00100000 /* FPU transfer size (0=32 bits, 1=64 bits) */
|
nkeynes@1 | 275 | #define FPSCR_PR 0x00080000 /* Precision (0=32 bites, 1=64 bits) */
|
nkeynes@1 | 276 | #define FPSCR_DN 0x00040000 /* Denormalization mode (1 = treat as 0) */
|
nkeynes@1 | 277 | #define FPSCR_CAUSE 0x0003F000
|
nkeynes@1 | 278 | #define FPSCR_ENABLE 0x00000F80
|
nkeynes@1 | 279 | #define FPSCR_FLAG 0x0000007C
|
nkeynes@1 | 280 | #define FPSCR_RM 0x00000003 /* Rounding mode (0=nearest, 1=to zero) */
|
nkeynes@823 | 281 | #define FPSCR_MASK 0x003FFFFF
|
nkeynes@1 | 282 |
|
nkeynes@1 | 283 | #define IS_FPU_DOUBLEPREC() (sh4r.fpscr&FPSCR_PR)
|
nkeynes@1 | 284 | #define IS_FPU_DOUBLESIZE() (sh4r.fpscr&FPSCR_SZ)
|
nkeynes@1 | 285 | #define IS_FPU_ENABLED() ((sh4r.sr&SR_FD)==0)
|
nkeynes@1 | 286 |
|
nkeynes@669 | 287 | #define FR(x) sh4r.fr[0][(x)^1]
|
nkeynes@669 | 288 | #define DRF(x) *((double *)&sh4r.fr[0][(x)<<1])
|
nkeynes@669 | 289 | #define XF(x) sh4r.fr[1][(x)^1]
|
nkeynes@669 | 290 | #define XDR(x) *((double *)&sh4r.fr[1][(x)<<1])
|
nkeynes@669 | 291 | #define DRb(x,b) *((double *)&sh4r.fr[b][(x)<<1])
|
nkeynes@669 | 292 | #define DR(x) *((double *)&sh4r.fr[x&1][x&0x0E])
|
nkeynes@669 | 293 | #define FPULf (sh4r.fpul.f)
|
nkeynes@669 | 294 | #define FPULi (sh4r.fpul.i)
|
nkeynes@359 | 295 |
|
nkeynes@2 | 296 | #define SH4_WRITE_STORE_QUEUE(addr,val) sh4r.store_queue[(addr>>2)&0xF] = val;
|
nkeynes@1 | 297 |
|
nkeynes@1 | 298 | #ifdef __cplusplus
|
nkeynes@1 | 299 | }
|
nkeynes@1 | 300 | #endif
|
nkeynes@359 | 301 |
|
nkeynes@736 | 302 | #endif /* !lxdream_sh4core_H */
|
nkeynes@736 | 303 |
|