Search
lxdream.org :: lxdream/src/sh4/sh4core.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4core.h
changeset 2:42349f6ea216
prev1:eea311cfd33e
next10:c898b37506e0
author nkeynes
date Sat Aug 21 06:15:49 2004 +0000 (17 years ago)
permissions -rw-r--r--
last change Commit changes into cvs
file annotate diff log raw
nkeynes@1
     1
/*
nkeynes@1
     2
 * Header for the basic sh4 emulator core
nkeynes@1
     3
 */
nkeynes@1
     4
#ifndef sh4core_H
nkeynes@1
     5
#define sh4core_H 1
nkeynes@1
     6
nkeynes@1
     7
#include <stdint.h>
nkeynes@1
     8
nkeynes@1
     9
#ifdef __cplusplus
nkeynes@1
    10
extern "C" {
nkeynes@1
    11
#if 0
nkeynes@1
    12
}
nkeynes@1
    13
#endif
nkeynes@1
    14
#endif
nkeynes@1
    15
nkeynes@1
    16
struct sh4_registers {
nkeynes@1
    17
    uint32_t r[16];
nkeynes@1
    18
    uint32_t r_bank[8]; /* hidden banked registers */
nkeynes@1
    19
    uint32_t sr, gbr, ssr, spc, sgr, dbr, vbr;
nkeynes@1
    20
    uint32_t pr, pc, fpul, fpscr;
nkeynes@1
    21
    uint64_t mac;
nkeynes@1
    22
    uint32_t m, q, s, t; /* really boolean - 0 or 1 */
nkeynes@1
    23
    float fr[2][16];
nkeynes@1
    24
nkeynes@2
    25
    int32_t store_queue[16]; /* technically 2 banks of 32 bytes */
nkeynes@2
    26
    
nkeynes@1
    27
    uint32_t new_pc; /* Not a real register, but used to handle delay slots */
nkeynes@1
    28
    uint32_t icount; /* Also not a real register, instruction counter */
nkeynes@1
    29
    uint32_t int_pending; /* flag set by the INTC = pending priority level */
nkeynes@2
    30
    int in_delay_slot; /* flag to indicate the current instruction is in
nkeynes@2
    31
                             * a delay slot (certain rules apply) */
nkeynes@1
    32
};
nkeynes@1
    33
nkeynes@1
    34
extern struct sh4_registers sh4r;
nkeynes@1
    35
nkeynes@1
    36
/* Public functions */
nkeynes@1
    37
nkeynes@1
    38
void sh4_init( void );
nkeynes@1
    39
void sh4_reset( void );
nkeynes@1
    40
void sh4_run( void );
nkeynes@1
    41
void sh4_runto( uint32_t pc, uint32_t count );
nkeynes@1
    42
void sh4_runfor( uint32_t count );
nkeynes@1
    43
int sh4_isrunning( void );
nkeynes@1
    44
void sh4_stop( void );
nkeynes@1
    45
void sh4_set_pc( int );
nkeynes@1
    46
void sh4_execute_instruction( void );
nkeynes@1
    47
void sh4_raise_exception( int, int );
nkeynes@1
    48
nkeynes@1
    49
void run_timers( int );
nkeynes@1
    50
nkeynes@1
    51
#define SIGNEXT4(n) ((((int32_t)(n))<<28)>>28)
nkeynes@1
    52
#define SIGNEXT8(n) ((int32_t)((int8_t)(n)))
nkeynes@1
    53
#define SIGNEXT12(n) ((((int32_t)(n))<<20)>>20)
nkeynes@1
    54
#define SIGNEXT16(n) ((int32_t)((int16_t)(n)))
nkeynes@1
    55
#define SIGNEXT32(n) ((int64_t)((int32_t)(n)))
nkeynes@1
    56
#define SIGNEXT48(n) ((((int64_t)(n))<<16)>>16)
nkeynes@1
    57
nkeynes@1
    58
/* Status Register (SR) bits */
nkeynes@1
    59
#define SR_MD    0x40000000 /* Processor mode ( User=0, Privileged=1 ) */ 
nkeynes@1
    60
#define SR_RB    0x20000000 /* Register bank (priviledged mode only) */
nkeynes@1
    61
#define SR_BL    0x10000000 /* Exception/interupt block (1 = masked) */
nkeynes@1
    62
#define SR_FD    0x00008000 /* FPU disable */
nkeynes@1
    63
#define SR_M     0x00000200
nkeynes@1
    64
#define SR_Q     0x00000100
nkeynes@1
    65
#define SR_IMASK 0x000000F0 /* Interrupt mask level */
nkeynes@1
    66
#define SR_S     0x00000002 /* Saturation operation for MAC instructions */
nkeynes@1
    67
#define SR_T     0x00000001 /* True/false or carry/borrow */
nkeynes@1
    68
#define SR_MASK  0x700083F3
nkeynes@1
    69
#define SR_MQSTMASK 0xFFFFFCFC /* Mask to clear the flags we're keeping separately */
nkeynes@1
    70
nkeynes@1
    71
#define IS_SH4_PRIVMODE() (sh4r.sr&SR_MD)
nkeynes@1
    72
#define SH4_INTMASK() ((sh4r.sr&SR_IMASK)>>4)
nkeynes@2
    73
#define SH4_INT_PENDING() (sh4r.int_pending && !sh4r.in_delay_slot)
nkeynes@1
    74
nkeynes@1
    75
#define FPSCR_FR     0x00200000 /* FPU register bank */
nkeynes@1
    76
#define FPSCR_SZ     0x00100000 /* FPU transfer size (0=32 bits, 1=64 bits) */
nkeynes@1
    77
#define FPSCR_PR     0x00080000 /* Precision (0=32 bites, 1=64 bits) */
nkeynes@1
    78
#define FPSCR_DN     0x00040000 /* Denormalization mode (1 = treat as 0) */
nkeynes@1
    79
#define FPSCR_CAUSE  0x0003F000
nkeynes@1
    80
#define FPSCR_ENABLE 0x00000F80
nkeynes@1
    81
#define FPSCR_FLAG   0x0000007C
nkeynes@1
    82
#define FPSCR_RM     0x00000003 /* Rounding mode (0=nearest, 1=to zero) */
nkeynes@1
    83
nkeynes@1
    84
#define IS_FPU_DOUBLEPREC() (sh4r.fpscr&FPSCR_PR)
nkeynes@1
    85
#define IS_FPU_DOUBLESIZE() (sh4r.fpscr&FPSCR_SZ)
nkeynes@1
    86
#define IS_FPU_ENABLED() ((sh4r.sr&SR_FD)==0)
nkeynes@1
    87
nkeynes@1
    88
#define FR sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21]
nkeynes@2
    89
#define XF sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21]
nkeynes@1
    90
nkeynes@1
    91
/* Exceptions (for use with sh4_raise_exception) */
nkeynes@1
    92
nkeynes@1
    93
#define EX_ILLEGAL_INSTRUCTION 0x180, 0x100
nkeynes@1
    94
#define EX_SLOT_ILLEGAL        0x1A0, 0x100
nkeynes@1
    95
#define EX_TLB_MISS_READ       0x040, 0x400
nkeynes@1
    96
#define EX_TLB_MISS_WRITE      0x060, 0x400
nkeynes@1
    97
#define EX_INIT_PAGE_WRITE     0x080, 0x100
nkeynes@1
    98
#define EX_TLB_PROT_READ       0x0A0, 0x100
nkeynes@1
    99
#define EX_TLB_PROT_WRITE      0x0C0, 0x100
nkeynes@1
   100
#define EX_DATA_ADDR_READ      0x0E0, 0x100
nkeynes@1
   101
#define EX_DATA_ADDR_WRITE     0x100, 0x100
nkeynes@1
   102
#define EX_FPU_EXCEPTION       0x120, 0x100
nkeynes@1
   103
#define EX_TRAPA               0x160, 0x100
nkeynes@1
   104
#define EX_BREAKPOINT          0x1E0, 0x100
nkeynes@1
   105
#define EX_FPU_DISABLED        0x800, 0x100
nkeynes@1
   106
#define EX_SLOT_FPU_DISABLED   0x820, 0x100
nkeynes@1
   107
nkeynes@2
   108
#define SH4_WRITE_STORE_QUEUE(addr,val) sh4r.store_queue[(addr>>2)&0xF] = val;
nkeynes@1
   109
nkeynes@1
   110
#ifdef __cplusplus
nkeynes@1
   111
}
nkeynes@1
   112
#endif
nkeynes@1
   113
#endif
.