Search
lxdream.org :: lxdream/src/sh4/sh4mmio.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4mmio.h
changeset 561:533f6b478071
prev550:a27e31340147
next736:a02d1475ccfd
author nkeynes
date Tue Jan 01 05:08:38 2008 +0000 (12 years ago)
branchlxdream-mmu
permissions -rw-r--r--
last change Enable Id keyword on all source files
file annotate diff log raw
nkeynes@30
     1
/**
nkeynes@561
     2
 * $Id$
nkeynes@30
     3
 * 
nkeynes@30
     4
 * MMIO region and supporting function declarations. Private to the sh4
nkeynes@30
     5
 * module.
nkeynes@30
     6
 *
nkeynes@30
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@30
     8
 *
nkeynes@30
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@30
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@30
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@30
    12
 * (at your option) any later version.
nkeynes@30
    13
 *
nkeynes@30
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@30
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@30
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@30
    17
 * GNU General Public License for more details.
nkeynes@30
    18
 */
nkeynes@30
    19
nkeynes@550
    20
#include "lxdream.h"
nkeynes@1
    21
#include "mmio.h"
nkeynes@1
    22
nkeynes@1
    23
#if (defined(MMIO_IMPL) && !defined(SH4MMIO_IMPL)) || \
nkeynes@1
    24
    (!defined(MMIO_IMPL) && !defined(SH4MMIO_IFACE))
nkeynes@1
    25
nkeynes@1
    26
#ifdef MMIO_IMPL
nkeynes@1
    27
#define SH4MMIO_IMPL
nkeynes@1
    28
#else
nkeynes@1
    29
#define SH4MMIO_IFACE
nkeynes@1
    30
#endif
nkeynes@1
    31
/* SH7750 onchip mmio devices */
nkeynes@1
    32
nkeynes@1
    33
MMIO_REGION_BEGIN( 0xFF000000, MMU, "MMU Registers" )
nkeynes@1
    34
    LONG_PORT( 0x000, PTEH, PORT_MRW, UNDEFINED, "Page table entry high" )
nkeynes@1
    35
    LONG_PORT( 0x004, PTEL, PORT_MRW, UNDEFINED, "Page table entry low" )
nkeynes@1
    36
    LONG_PORT( 0x008, TTB,  PORT_MRW, UNDEFINED, "Translation table base" )
nkeynes@1
    37
    LONG_PORT( 0x00C, TEA,  PORT_MRW, UNDEFINED, "TLB exception address" )
nkeynes@1
    38
    LONG_PORT( 0x010, MMUCR,PORT_MRW, 0, "MMU control register" )
nkeynes@550
    39
    BYTE_PORT( 0x014, BASRA, PORT_MRW, UNDEFINED, "Break ASID A" ) /* UBC */
nkeynes@550
    40
    BYTE_PORT( 0x018, BASRB, PORT_MRW, UNDEFINED, "Break ASID B" ) /* UBC */
nkeynes@1
    41
    LONG_PORT( 0x01C, CCR,  PORT_MRW, 0, "Cache control register" )
nkeynes@1
    42
    LONG_PORT( 0x020, TRA,  PORT_MRW, UNDEFINED, "TRAPA exception register" )
nkeynes@1
    43
    LONG_PORT( 0x024, EXPEVT,PORT_MRW, 0, "Exception event register" )
nkeynes@1
    44
    LONG_PORT( 0x028, INTEVT,PORT_MRW, UNDEFINED, "Interrupt event register" )
nkeynes@1
    45
    LONG_PORT( 0x034, PTEA, PORT_MRW, UNDEFINED, "Page table entry assistance" )
nkeynes@1
    46
    LONG_PORT( 0x038, QACR0,PORT_MRW, UNDEFINED, "Queue address control 0" )
nkeynes@1
    47
    LONG_PORT( 0x03C, QACR1,PORT_MRW, UNDEFINED, "Queue address control 1" )
nkeynes@1
    48
MMIO_REGION_END
nkeynes@1
    49
nkeynes@1
    50
/* User Break Controller (Page 717 [757] of sh7750h manual) */
nkeynes@1
    51
MMIO_REGION_BEGIN( 0xFF200000, UBC, "User Break Controller" )
nkeynes@1
    52
    LONG_PORT( 0x000, BARA, PORT_MRW, UNDEFINED, "Break address A" )
nkeynes@1
    53
    BYTE_PORT( 0x004, BAMRA, PORT_MRW, UNDEFINED, "Break address mask A" )
nkeynes@1
    54
    WORD_PORT( 0x008, BBRA, PORT_MRW, 0, "Break bus cycle A" )
nkeynes@1
    55
    LONG_PORT( 0x00C, BARB, PORT_MRW, UNDEFINED, "Break address B" )
nkeynes@1
    56
    BYTE_PORT( 0x010, BAMRB, PORT_MRW, UNDEFINED, "Break address mask B" )
nkeynes@1
    57
    WORD_PORT( 0x014, BBRB, PORT_MRW, 0, "Break bus cycle B" )
nkeynes@1
    58
    LONG_PORT( 0x018, BDRB, PORT_MRW, UNDEFINED, "Break data B" )
nkeynes@1
    59
    LONG_PORT( 0x01C, BDMRB, PORT_MRW, UNDEFINED, "Break data mask B" )
nkeynes@1
    60
    WORD_PORT( 0x020, BRCR, PORT_MRW, 0, "Break control" )
nkeynes@1
    61
MMIO_REGION_END
nkeynes@1
    62
/* Bus State Controller (Page 293 [333] of sh7750h manual)
nkeynes@1
    63
 * I/O Ports */
nkeynes@1
    64
MMIO_REGION_BEGIN( 0xFF800000, BSC, "Bus State Controller" )
nkeynes@1
    65
    LONG_PORT( 0x000, BCR1, PORT_MRW, 0, "Bus control 1" )
nkeynes@1
    66
    WORD_PORT( 0x004, BCR2, PORT_MRW, 0x3FFC, "Bus control 2" )
nkeynes@1
    67
    LONG_PORT( 0x008, WCR1, PORT_MRW, 0x77777777, "Wait state control 1" )
nkeynes@1
    68
    LONG_PORT( 0x00C, WCR2, PORT_MRW, 0xFFFEEFFF, "Wait state control 2" )
nkeynes@1
    69
    LONG_PORT( 0x010, WCR3, PORT_MRW, 0x07777777, "Wait state control 3" )
nkeynes@1
    70
    LONG_PORT( 0x014, MCR, PORT_MRW, 0, "Memory control register" )
nkeynes@1
    71
    WORD_PORT( 0x018, PCR, PORT_MRW, 0, "PCMCIA control register" )
nkeynes@1
    72
    WORD_PORT( 0x01C, RTCSR, PORT_MRW, 0, "Refresh timer control/status" )
nkeynes@1
    73
    WORD_PORT( 0x020, RTCNT, PORT_MRW, 0, "Refresh timer counter" )
nkeynes@1
    74
    WORD_PORT( 0x024, RTCOR, PORT_MRW, 0, "Refresh timer constant" )
nkeynes@1
    75
    WORD_PORT( 0x028, RFCR, PORT_MRW, 0, "Refresh count" )
nkeynes@1
    76
    LONG_PORT( 0x02C, PCTRA, PORT_MRW, 0, "Port control register A" )
nkeynes@1
    77
    WORD_PORT( 0x030, PDTRA, PORT_RW, UNDEFINED, "Port data register A" )
nkeynes@1
    78
    LONG_PORT( 0x040, PCTRB, PORT_MRW, 0, "Port control register B" )
nkeynes@1
    79
    WORD_PORT( 0x044, PDTRB, PORT_RW, UNDEFINED, "Port data register B" )
nkeynes@1
    80
    WORD_PORT( 0x048, GPIOIC, PORT_MRW, 0, "GPIO interrupt control register" )
nkeynes@1
    81
MMIO_REGION_END
nkeynes@1
    82
nkeynes@1
    83
/* DMA Controller (Page 457 [497] of sh7750h manual) */
nkeynes@1
    84
MMIO_REGION_BEGIN( 0xFFA00000, DMAC, "DMA Controller" )
nkeynes@1
    85
    LONG_PORT( 0x000, SAR0, PORT_MRW, UNDEFINED, "DMA source address 0" )
nkeynes@1
    86
    LONG_PORT( 0x004, DAR0, PORT_MRW, UNDEFINED, "DMA destination address 0" )
nkeynes@1
    87
    LONG_PORT( 0x008, DMATCR0, PORT_MRW, UNDEFINED, "DMA transfer count 0" )
nkeynes@1
    88
    LONG_PORT( 0x00C, CHCR0, PORT_MRW, 0, "DMA channel control 0" )
nkeynes@1
    89
    LONG_PORT( 0x010, SAR1, PORT_MRW, UNDEFINED, "DMA source address 1" )
nkeynes@1
    90
    LONG_PORT( 0x014, DAR1, PORT_MRW, UNDEFINED, "DMA destination address 1" )
nkeynes@1
    91
    LONG_PORT( 0x018, DMATCR1, PORT_MRW, UNDEFINED, "DMA transfer count 1" )
nkeynes@1
    92
    LONG_PORT( 0x01C, CHCR1, PORT_MRW, 0, "DMA channel control 1" )
nkeynes@1
    93
    LONG_PORT( 0x020, SAR2, PORT_MRW, UNDEFINED, "DMA source address 2" )
nkeynes@1
    94
    LONG_PORT( 0x024, DAR2, PORT_MRW, UNDEFINED, "DMA destination address 2" )
nkeynes@1
    95
    LONG_PORT( 0x028, DMATCR2, PORT_MRW, UNDEFINED, "DMA transfer count 2" )
nkeynes@1
    96
    LONG_PORT( 0x02C, CHCR2, PORT_MRW, 0, "DMA channel control 2" )
nkeynes@1
    97
    LONG_PORT( 0x030, SAR3, PORT_MRW, UNDEFINED, "DMA source address 3" )
nkeynes@1
    98
    LONG_PORT( 0x034, DAR3, PORT_MRW, UNDEFINED, "DMA destination address 3" )
nkeynes@1
    99
    LONG_PORT( 0x038, DMATCR3, PORT_MRW, UNDEFINED, "DMA transfer count 3" )
nkeynes@1
   100
    LONG_PORT( 0x03C, CHCR3, PORT_MRW, 0, "DMA channel control 3" )
nkeynes@1
   101
    LONG_PORT( 0x040, DMAOR, PORT_MRW, 0, "DMA operation register" )
nkeynes@1
   102
MMIO_REGION_END
nkeynes@1
   103
nkeynes@1
   104
/* Clock Pulse Generator (page 233 [273] of sh7750h manual) */
nkeynes@1
   105
MMIO_REGION_BEGIN( 0xFFC00000, CPG, "Clock Pulse Generator" )
nkeynes@1
   106
    WORD_PORT( 0x000, FRQCR, PORT_MRW, UNDEFINED, "Frequency control" )
nkeynes@1
   107
    BYTE_PORT( 0x004, STBCR, PORT_MRW, 0, "Standby control" )
nkeynes@1
   108
    BYTE_PORT( 0x008, WTCNT, PORT_MRW, 0, "Watchdog timer counter" )
nkeynes@1
   109
    BYTE_PORT( 0x00C, WTCSR, PORT_MRW, 0, "Watchdog timer control/status" )
nkeynes@1
   110
    BYTE_PORT( 0x010, STBCR2, PORT_MRW, 0, "Standby control 2" )
nkeynes@1
   111
MMIO_REGION_END
nkeynes@1
   112
nkeynes@1
   113
/* Real time clock (Page 253 [293] of sh7750h manual) */
nkeynes@1
   114
MMIO_REGION_BEGIN( 0xFFC80000, RTC, "Realtime Clock" )
nkeynes@1
   115
    BYTE_PORT( 0x000, R64CNT, PORT_R, UNDEFINED, "64 Hz counter" )
nkeynes@1
   116
    BYTE_PORT( 0x004, RSECCNT, PORT_MRW, UNDEFINED, "Second counter" )
nkeynes@1
   117
    /* ... */
nkeynes@1
   118
MMIO_REGION_END
nkeynes@1
   119
nkeynes@1
   120
/* Interrupt controller (Page 699 [739] of sh7750h manual) */
nkeynes@1
   121
MMIO_REGION_BEGIN( 0xFFD00000, INTC, "Interrupt Controller" )
nkeynes@1
   122
    WORD_PORT( 0x000, ICR, PORT_MRW, 0x0000, "Interrupt control register" )
nkeynes@1
   123
    WORD_PORT( 0x004, IPRA, PORT_MRW, 0x0000, "Interrupt priority register A" )
nkeynes@1
   124
    WORD_PORT( 0x008, IPRB, PORT_MRW, 0x0000, "Interrupt priority register B" )
nkeynes@1
   125
    WORD_PORT( 0x00C, IPRC, PORT_MRW, 0x0000, "Interrupt priority register C" )
nkeynes@1
   126
    WORD_PORT( 0x010, IPRD, PORT_MRW, 0xDA74, "Interrupt priority register D" )
nkeynes@1
   127
MMIO_REGION_END
nkeynes@1
   128
nkeynes@1
   129
/* Timer unit (Page 277 [317] of sh7750h manual) */
nkeynes@1
   130
MMIO_REGION_BEGIN( 0xFFD80000, TMU, "Timer Unit" )
nkeynes@1
   131
    BYTE_PORT( 0x000, TOCR, PORT_MRW, 0x00, "Timer output control register" )
nkeynes@1
   132
    BYTE_PORT( 0x004, TSTR, PORT_MRW, 0x00, "Timer start register" )
nkeynes@1
   133
    LONG_PORT( 0x008, TCOR0, PORT_MRW, 0xFFFFFFFF, "Timer constant 0" )
nkeynes@1
   134
    LONG_PORT( 0x00C, TCNT0, PORT_MRW, 0xFFFFFFFF, "Timer counter 0" )
nkeynes@1
   135
    WORD_PORT( 0x010, TCR0, PORT_MRW, 0x0000, "Timer control 0" )
nkeynes@1
   136
    LONG_PORT( 0x014, TCOR1, PORT_MRW, 0xFFFFFFFF, "Timer constant 1" )
nkeynes@1
   137
    LONG_PORT( 0x018, TCNT1, PORT_MRW, 0xFFFFFFFF, "Timer counter 1" )
nkeynes@1
   138
    WORD_PORT( 0x01C, TCR1, PORT_MRW, 0x0000, "Timer control 1" )
nkeynes@1
   139
    LONG_PORT( 0x020, TCOR2, PORT_MRW, 0xFFFFFFFF, "Timer constant 2" )
nkeynes@1
   140
    LONG_PORT( 0x024, TCNT2, PORT_MRW, 0xFFFFFFFF, "Timer counter 2" )
nkeynes@1
   141
    WORD_PORT( 0x028, TCR2, PORT_MRW, 0x0000, "Timer control 2" )
nkeynes@1
   142
    LONG_PORT( 0x02C, TCPR2, PORT_R, UNDEFINED, "Input capture register" )
nkeynes@1
   143
MMIO_REGION_END
nkeynes@1
   144
nkeynes@1
   145
/* Serial channel (page 541 [581] of sh7750h manual) */
nkeynes@1
   146
MMIO_REGION_BEGIN( 0xFFE00000, SCI, "Serial Communication Interface" )
nkeynes@1
   147
    BYTE_PORT( 0x000, SCSMR1, PORT_MRW, 0x00, "Serial mode register" )
nkeynes@1
   148
    BYTE_PORT( 0x004, SCBRR1, PORT_MRW, 0xFF, "Bit rate register" )
nkeynes@1
   149
    BYTE_PORT( 0x008, SCSCR1, PORT_MRW, 0x00, "Serial control register" )
nkeynes@1
   150
    BYTE_PORT( 0x00C, SCTDR1, PORT_MRW, 0xFF, "Transmit data register" )
nkeynes@1
   151
    BYTE_PORT( 0x010, SCSSR1, PORT_MRW, 0x84, "Serial status register" )
nkeynes@1
   152
    BYTE_PORT( 0x014, SCRDR1, PORT_R, 0x00, "Receive data register" )
nkeynes@1
   153
    BYTE_PORT( 0x01C, SCSPTR1, PORT_MRW, 0x00, "Serial port register" )
nkeynes@1
   154
MMIO_REGION_END
nkeynes@1
   155
nkeynes@1
   156
MMIO_REGION_BEGIN( 0xFFE80000, SCIF, "Serial Controller (FIFO) Registers" )
nkeynes@1
   157
    WORD_PORT( 0x000, SCSMR2, PORT_MRW, 0x0000, "Serial mode register (FIFO)" )
nkeynes@19
   158
    BYTE_PORT( 0x004, SCBRR2, PORT_MRW, 0xFF, "Bit rate register (FIFO)" )
nkeynes@19
   159
    WORD_PORT( 0x008, SCSCR2, PORT_MRW, 0x0000, "Serial control register" )
nkeynes@19
   160
    BYTE_PORT( 0x00C, SCFTDR2, PORT_W, UNDEFINED, "Transmit FIFO data register" )
nkeynes@19
   161
    WORD_PORT( 0x010, SCFSR2, PORT_MRW, 0x0060, "Serial status register (FIFO)") 
nkeynes@19
   162
    BYTE_PORT( 0x014, SCFRDR2, PORT_R, UNDEFINED, "Receive FIFO data register" )
nkeynes@19
   163
    WORD_PORT( 0x018, SCFCR2, PORT_MRW, 0x0000, "FIFO control register" )
nkeynes@19
   164
    WORD_PORT( 0x01C, SCFDR2, PORT_MR, 0x0000, "FIFO data count register" )
nkeynes@19
   165
    WORD_PORT( 0x020, SCSPTR2, PORT_MRW, 0x0000, "Serial port register (FIFO)" )
nkeynes@19
   166
    WORD_PORT( 0x024, SCLSR2, PORT_MRW, 0x0000, "Line status register (FIFO)" )
nkeynes@1
   167
MMIO_REGION_END
nkeynes@1
   168
nkeynes@1
   169
MMIO_REGION_LIST_BEGIN( sh4mmio )
nkeynes@1
   170
    MMIO_REGION( MMU )
nkeynes@1
   171
    MMIO_REGION( UBC )
nkeynes@1
   172
    MMIO_REGION( BSC )
nkeynes@1
   173
    MMIO_REGION( DMAC )
nkeynes@1
   174
    MMIO_REGION( CPG )
nkeynes@1
   175
    MMIO_REGION( RTC )
nkeynes@1
   176
    MMIO_REGION( INTC )
nkeynes@1
   177
    MMIO_REGION( TMU )
nkeynes@1
   178
    MMIO_REGION( SCI )
nkeynes@1
   179
    MMIO_REGION( SCIF )
nkeynes@1
   180
MMIO_REGION_LIST_END
nkeynes@1
   181
nkeynes@10
   182
/* mmucr register bits */
nkeynes@10
   183
#define MMUCR_AT   0x00000001 /* Address Translation enabled */
nkeynes@10
   184
#define MMUCR_TI   0x00000004 /* TLB invalidate (always read as 0) */
nkeynes@10
   185
#define MMUCR_SV   0x00000100 /* Single Virtual mode=1 / multiple virtual=0 */
nkeynes@10
   186
#define MMUCR_SQMD 0x00000200 /* Store queue mode bit (0=user, 1=priv only) */
nkeynes@10
   187
#define MMUCR_URC  0x0000FC00 /* UTLB access counter */
nkeynes@10
   188
#define MMUCR_URB  0x00FC0000 /* UTLB entry boundary */
nkeynes@10
   189
#define MMUCR_LRUI 0xFC000000 /* Least recently used ITLB */
nkeynes@10
   190
#define MMUCR_MASK 0xFCFCFF05
nkeynes@10
   191
#define MMUCR_RMASK 0xFCFCFF01 /* Read mask */
nkeynes@10
   192
nkeynes@10
   193
#define IS_MMU_ENABLED() (MMIO_READ(MMU, MMUCR)&MMUCR_AT)
nkeynes@10
   194
nkeynes@10
   195
/* ccr register bits */
nkeynes@10
   196
#define CCR_IIX    0x00008000 /* IC index enable */
nkeynes@10
   197
#define CCR_ICI    0x00000800 /* IC invalidation (always read as 0) */
nkeynes@10
   198
#define CCR_ICE    0x00000100 /* IC enable */
nkeynes@10
   199
#define CCR_OIX    0x00000080 /* OC index enable */
nkeynes@10
   200
#define CCR_ORA    0x00000020 /* OC RAM enable */
nkeynes@10
   201
#define CCR_OCI    0x00000008 /* OC invalidation (always read as 0) */
nkeynes@10
   202
#define CCR_CB     0x00000004 /* Copy-back (P1 area cache write mode) */
nkeynes@10
   203
#define CCR_WT     0x00000002 /* Write-through (P0,U0,P3 write mode) */
nkeynes@10
   204
#define CCR_OCE    0x00000001 /* OC enable */
nkeynes@10
   205
#define CCR_MASK   0x000089AF
nkeynes@10
   206
#define CCR_RMASK  0x000081A7 /* Read mask */
nkeynes@10
   207
nkeynes@10
   208
#define MEM_OC_DISABLED 0
nkeynes@10
   209
#define MEM_OC_INDEX0   CCR_ORA
nkeynes@10
   210
#define MEM_OC_INDEX1   CCR_ORA|CCR_OIX
nkeynes@10
   211
nkeynes@550
   212
/* MMU functions */
nkeynes@10
   213
void mmu_init(void);
nkeynes@10
   214
void mmu_set_cache_mode( int );
nkeynes@550
   215
void mmu_ldtlb(void);
nkeynes@10
   216
nkeynes@550
   217
int32_t mmu_icache_addr_read( sh4addr_t addr );
nkeynes@550
   218
int32_t mmu_icache_data_read( sh4addr_t addr );
nkeynes@550
   219
int32_t mmu_itlb_addr_read( sh4addr_t addr );
nkeynes@550
   220
int32_t mmu_itlb_data_read( sh4addr_t addr );
nkeynes@550
   221
int32_t mmu_ocache_addr_read( sh4addr_t addr );
nkeynes@550
   222
int32_t mmu_ocache_data_read( sh4addr_t addr );
nkeynes@550
   223
int32_t mmu_utlb_addr_read( sh4addr_t addr );
nkeynes@550
   224
int32_t mmu_utlb_data_read( sh4addr_t addr );
nkeynes@550
   225
void mmu_icache_addr_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   226
void mmu_icache_data_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   227
void mmu_itlb_addr_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   228
void mmu_itlb_data_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   229
void mmu_ocache_addr_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   230
void mmu_ocache_data_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   231
void mmu_utlb_addr_write( sh4addr_t addr, uint32_t val );
nkeynes@550
   232
void mmu_utlb_data_write( sh4addr_t addr, uint32_t val );
nkeynes@1
   233
#endif
.