Search
lxdream.org :: lxdream/src/pvr2/pvr2.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/pvr2/pvr2.h
changeset 649:620c5c6496b5
prev646:f9812647b818
next1066:ddffe9d2b332
author nkeynes
date Tue Mar 11 08:50:16 2008 +0000 (12 years ago)
branchlxdream-render
permissions -rw-r--r--
last change Use maxz rather than minz for tri sorting (better results atm)
Change depth-test-disable to depth-mask (more correct)
Implement alpha test for punchthru polys
file annotate diff log raw
nkeynes@31
     1
/**
nkeynes@561
     2
 * $Id$
nkeynes@31
     3
 *
nkeynes@103
     4
 * PVR2 (video chip) functions and macros.
nkeynes@31
     5
 *
nkeynes@31
     6
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@31
     7
 *
nkeynes@31
     8
 * This program is free software; you can redistribute it and/or modify
nkeynes@31
     9
 * it under the terms of the GNU General Public License as published by
nkeynes@31
    10
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@31
    11
 * (at your option) any later version.
nkeynes@31
    12
 *
nkeynes@31
    13
 * This program is distributed in the hope that it will be useful,
nkeynes@31
    14
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@31
    15
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@31
    16
 * GNU General Public License for more details.
nkeynes@31
    17
 */
nkeynes@31
    18
nkeynes@635
    19
#ifndef lxdream_pvr2_H
nkeynes@635
    20
#define lxdream_pvr2_H 1
nkeynes@635
    21
nkeynes@635
    22
#include <stdio.h>
nkeynes@635
    23
#include "lxdream.h"
nkeynes@103
    24
#include "mem.h"
nkeynes@144
    25
#include "display.h"
nkeynes@103
    26
#include "pvr2/pvr2mmio.h"
nkeynes@1
    27
nkeynes@189
    28
typedef unsigned int pvraddr_t;
nkeynes@189
    29
typedef unsigned int pvr64addr_t;
nkeynes@1
    30
nkeynes@335
    31
#define DISPMODE_ENABLE      0x00000001 /* Display enable */
nkeynes@335
    32
#define DISPMODE_LINEDOUBLE  0x00000002 /* scanline double */
nkeynes@335
    33
#define DISPMODE_COLFMT      0x0000000C /* Colour mode */
nkeynes@335
    34
#define DISPMODE_CLOCKDIV    0x08000000 /* Clock divide-by-2 */
nkeynes@1
    35
nkeynes@1
    36
#define DISPSIZE_MODULO 0x3FF00000 /* line skip +1 (32-bit words)*/
nkeynes@1
    37
#define DISPSIZE_LPF    0x000FFC00 /* lines per field */
nkeynes@1
    38
#define DISPSIZE_PPL    0x000003FF /* pixel words (32 bit) per line */
nkeynes@1
    39
nkeynes@103
    40
#define DISPCFG_VP 0x00000001 /* V-sync polarity */
nkeynes@103
    41
#define DISPCFG_HP 0x00000002 /* H-sync polarity */
nkeynes@103
    42
#define DISPCFG_I  0x00000010 /* Interlace enable */
nkeynes@103
    43
#define DISPCFG_BS 0x000000C0 /* Broadcast standard */
nkeynes@103
    44
#define DISPCFG_VO 0x00000100 /* Video output enable */
nkeynes@1
    45
nkeynes@432
    46
#define DISPSYNC_LINE_MASK  0x000003FF
nkeynes@432
    47
#define DISPSYNC_EVEN_FIELD 0x00000000
nkeynes@432
    48
#define DISPSYNC_ODD_FIELD  0x00000400
nkeynes@432
    49
#define DISPSYNC_ACTIVE     0x00000800
nkeynes@432
    50
#define DISPSYNC_HSYNC      0x00001000
nkeynes@432
    51
#define DISPSYNC_VSYNC      0x00002000
nkeynes@432
    52
nkeynes@1
    53
#define BS_NTSC 0x00000000
nkeynes@1
    54
#define BS_PAL  0x00000040
nkeynes@1
    55
#define BS_PALM 0x00000080 /* ? */
nkeynes@1
    56
#define BS_PALN 0x000000C0 /* ? */
nkeynes@1
    57
nkeynes@103
    58
#define PVR2_RAM_BASE 0x05000000
nkeynes@103
    59
#define PVR2_RAM_BASE_INT 0x04000000
nkeynes@103
    60
#define PVR2_RAM_SIZE (8 * 1024 * 1024)
nkeynes@103
    61
#define PVR2_RAM_PAGES (PVR2_RAM_SIZE>>12)
nkeynes@189
    62
#define PVR2_RAM_MASK 0x7FFFFF
nkeynes@103
    63
nkeynes@222
    64
#define RENDER_ZONLY  0
nkeynes@222
    65
#define RENDER_NORMAL 1     /* Render non-modified polygons */
nkeynes@222
    66
#define RENDER_CHEAPMOD 2   /* Render cheap-modified polygons */
nkeynes@222
    67
#define RENDER_FULLMOD 3    /* Render the fully-modified version of the polygons */
nkeynes@222
    68
nkeynes@1
    69
void pvr2_next_frame( void );
nkeynes@19
    70
void pvr2_set_base_address( uint32_t );
nkeynes@133
    71
int pvr2_get_frame_count( void );
nkeynes@481
    72
render_buffer_t pvr2_get_front_buffer();
nkeynes@545
    73
uint32_t pvr2_get_border_colour();
nkeynes@295
    74
gboolean pvr2_save_next_scene( const gchar *filename );
nkeynes@56
    75
nkeynes@103
    76
#define PVR2_CMD_END_OF_LIST 0x00
nkeynes@103
    77
#define PVR2_CMD_USER_CLIP   0x20
nkeynes@103
    78
#define PVR2_CMD_POLY_OPAQUE 0x80
nkeynes@103
    79
#define PVR2_CMD_MOD_OPAQUE  0x81
nkeynes@103
    80
#define PVR2_CMD_POLY_TRANS  0x82
nkeynes@103
    81
#define PVR2_CMD_MOD_TRANS   0x83
nkeynes@103
    82
#define PVR2_CMD_POLY_PUNCHOUT 0x84
nkeynes@103
    83
#define PVR2_CMD_VERTEX      0xE0
nkeynes@103
    84
#define PVR2_CMD_VERTEX_LAST 0xF0
nkeynes@103
    85
nkeynes@103
    86
#define PVR2_POLY_TEXTURED 0x00000008
nkeynes@103
    87
#define PVR2_POLY_SPECULAR 0x00000004
nkeynes@103
    88
#define PVR2_POLY_SHADED   0x00000002
nkeynes@103
    89
#define PVR2_POLY_UV_16BIT 0x00000001
nkeynes@103
    90
nkeynes@133
    91
#define PVR2_POLY_MODE_CLAMP_RGB 0x00200000
nkeynes@133
    92
#define PVR2_POLY_MODE_ALPHA    0x00100000
nkeynes@133
    93
#define PVR2_POLY_MODE_TEXALPHA 0x00080000
nkeynes@133
    94
#define PVR2_POLY_MODE_FLIP_S   0x00040000
nkeynes@133
    95
#define PVR2_POLY_MODE_FLIP_T   0x00020000
nkeynes@133
    96
#define PVR2_POLY_MODE_CLAMP_S  0x00010000
nkeynes@133
    97
#define PVR2_POLY_MODE_CLAMP_T  0x00008000
nkeynes@133
    98
nkeynes@337
    99
#define PVR2_POLY_FOG_LOOKUP    0x00000000
nkeynes@337
   100
#define PVR2_POLY_FOG_VERTEX    0x00400000
nkeynes@337
   101
#define PVR2_POLY_FOG_DISABLED  0x00800000
nkeynes@337
   102
#define PVR2_POLY_FOG_LOOKUP2   0x00C00000
nkeynes@337
   103
nkeynes@337
   104
nkeynes@103
   105
#define PVR2_TEX_FORMAT_ARGB1555 0x00000000
nkeynes@103
   106
#define PVR2_TEX_FORMAT_RGB565   0x08000000
nkeynes@103
   107
#define PVR2_TEX_FORMAT_ARGB4444 0x10000000
nkeynes@103
   108
#define PVR2_TEX_FORMAT_YUV422   0x18000000
nkeynes@103
   109
#define PVR2_TEX_FORMAT_BUMPMAP  0x20000000
nkeynes@103
   110
#define PVR2_TEX_FORMAT_IDX4     0x28000000
nkeynes@103
   111
#define PVR2_TEX_FORMAT_IDX8     0x30000000
nkeynes@103
   112
nkeynes@103
   113
#define PVR2_TEX_MIPMAP      0x80000000
nkeynes@103
   114
#define PVR2_TEX_COMPRESSED  0x40000000
nkeynes@103
   115
#define PVR2_TEX_FORMAT_MASK 0x38000000
nkeynes@103
   116
#define PVR2_TEX_UNTWIDDLED  0x04000000
nkeynes@284
   117
#define PVR2_TEX_STRIDE      0x02000000
nkeynes@337
   118
#define PVR2_TEX_IS_PALETTE(mode) ( (mode & PVR2_TEX_FORMAT_MASK) == PVR2_TEX_FORMAT_IDX4 || (mode&PVR2_TEX_FORMAT_MASK) == PVR2_TEX_FORMAT_IDX8 )
nkeynes@337
   119
nkeynes@103
   120
nkeynes@108
   121
#define PVR2_TEX_ADDR(x) ( ((x)&0x01FFFFF)<<3 );
nkeynes@348
   122
#define PVR2_TEX_IS_MIPMAPPED(x) ( ((x) & 0x84000000) == 0x80000000 )
nkeynes@103
   123
#define PVR2_TEX_IS_COMPRESSED(x) ( (x) & PVR2_TEX_COMPRESSED )
nkeynes@103
   124
#define PVR2_TEX_IS_TWIDDLED(x) (((x) & PVR2_TEX_UNTWIDDLED) == 0)
nkeynes@284
   125
#define PVR2_TEX_IS_STRIDE(x) (((x) & 0x06000000) == 0x06000000)
nkeynes@103
   126
nkeynes@103
   127
/****************************** Frame Buffer *****************************/
nkeynes@103
   128
nkeynes@103
   129
/**
nkeynes@325
   130
 * Write a block of data to an address in the DMA range (0x10000000 - 
nkeynes@325
   131
 * 0x13FFFFFF), ie TA, YUV, or texture ram.
nkeynes@325
   132
 */
nkeynes@429
   133
void pvr2_dma_write( sh4addr_t dest, unsigned char *src, uint32_t length );
nkeynes@325
   134
nkeynes@325
   135
/**
nkeynes@103
   136
 * Write to the interleaved memory address space (aka 64-bit address space).
nkeynes@103
   137
 */
nkeynes@429
   138
void pvr2_vram64_write( sh4addr_t dest, unsigned char *src, uint32_t length );
nkeynes@103
   139
nkeynes@103
   140
/**
nkeynes@282
   141
 * Write to the interleaved memory address space (aka 64-bit address space),
nkeynes@282
   142
 * using a line length and stride.
nkeynes@282
   143
 */
nkeynes@429
   144
void pvr2_vram64_write_stride( sh4addr_t dest, unsigned char *src, uint32_t line_bytes,
nkeynes@282
   145
			       uint32_t line_stride_bytes, uint32_t line_count );
nkeynes@282
   146
nkeynes@282
   147
/**
nkeynes@103
   148
 * Read from the interleaved memory address space (aka 64-bit address space)
nkeynes@103
   149
 */
nkeynes@429
   150
void pvr2_vram64_read( unsigned char *dest, sh4addr_t src, uint32_t length );
nkeynes@103
   151
nkeynes@127
   152
/**
nkeynes@310
   153
 * Read a twiddled image from interleaved memory address space (aka 64-bit address
nkeynes@310
   154
 * space), writing the image to the destination buffer in detwiddled format. 
nkeynes@310
   155
 * Width and height must be powers of 2
nkeynes@315
   156
 * This version reads 4-bit pixels.
nkeynes@315
   157
 */
nkeynes@429
   158
void pvr2_vram64_read_twiddled_4( unsigned char *dest, sh4addr_t src, uint32_t width, uint32_t height );
nkeynes@315
   159
nkeynes@315
   160
nkeynes@315
   161
/**
nkeynes@315
   162
 * Read a twiddled image from interleaved memory address space (aka 64-bit address
nkeynes@315
   163
 * space), writing the image to the destination buffer in detwiddled format. 
nkeynes@315
   164
 * Width and height must be powers of 2
nkeynes@310
   165
 * This version reads 8-bit pixels.
nkeynes@310
   166
 */
nkeynes@429
   167
void pvr2_vram64_read_twiddled_8( unsigned char *dest, sh4addr_t src, uint32_t width, uint32_t height );
nkeynes@310
   168
nkeynes@310
   169
/**
nkeynes@310
   170
 * Read a twiddled image from interleaved memory address space (aka 64-bit address
nkeynes@310
   171
 * space), writing the image to the destination buffer in detwiddled format. 
nkeynes@310
   172
 * Width and height must be powers of 2, and src must be 16-bit aligned.
nkeynes@310
   173
 * This version reads 16-bit pixels.
nkeynes@310
   174
 */
nkeynes@429
   175
void pvr2_vram64_read_twiddled_16( unsigned char *dest, sh4addr_t src, uint32_t width, uint32_t height );
nkeynes@310
   176
nkeynes@310
   177
/**
nkeynes@284
   178
 * Read an image from the interleaved memory address space (aka 64-bit address space) 
nkeynes@284
   179
 * where the source and destination line sizes may differ. Note that both byte
nkeynes@284
   180
 * counts must be a multiple of 4, and the src address must be 32-bit aligned.
nkeynes@284
   181
 */
nkeynes@429
   182
void pvr2_vram64_read_stride( unsigned char *dest, uint32_t dest_line_bytes, sh4addr_t srcaddr,
nkeynes@292
   183
			       uint32_t src_line_bytes, uint32_t line_count );
nkeynes@284
   184
/**
nkeynes@127
   185
 * Dump a portion of vram to a stream from the interleaved memory address 
nkeynes@127
   186
 * space.
nkeynes@127
   187
 */
nkeynes@127
   188
void pvr2_vram64_dump( sh4addr_t addr, uint32_t length, FILE *f );
nkeynes@127
   189
nkeynes@315
   190
/**
nkeynes@315
   191
 * Flush the indicated render buffer back to PVR. Caller is responsible for
nkeynes@315
   192
 * tracking whether there is actually anything in the buffer.
nkeynes@315
   193
 *
nkeynes@315
   194
 * @param buffer A render buffer indicating the address to store to, and the
nkeynes@315
   195
 * format the data needs to be in.
nkeynes@315
   196
 * @param backBuffer TRUE to flush the back buffer, FALSE for 
nkeynes@315
   197
 * the front buffer.
nkeynes@315
   198
 */
nkeynes@352
   199
void pvr2_render_buffer_copy_to_sh4( render_buffer_t buffer );
nkeynes@315
   200
nkeynes@315
   201
/**
nkeynes@315
   202
 * Invalidate any caching on the supplied SH4 address
nkeynes@315
   203
 */
nkeynes@352
   204
gboolean pvr2_render_buffer_invalidate( sh4addr_t addr, gboolean isWrite );
nkeynes@315
   205
nkeynes@315
   206
nkeynes@103
   207
/**************************** Tile Accelerator ***************************/
nkeynes@56
   208
/**
nkeynes@56
   209
 * Process the data in the supplied buffer as an array of TA command lists.
nkeynes@56
   210
 * Any excess bytes are held pending until a complete list is sent
nkeynes@56
   211
 */
nkeynes@429
   212
void pvr2_ta_write( unsigned char *buf, uint32_t length );
nkeynes@100
   213
nkeynes@100
   214
nkeynes@103
   215
/**
nkeynes@103
   216
 * (Re)initialize the tile accelerator in preparation for the next scene.
nkeynes@103
   217
 * Normally called immediately before commencing polygon transmission.
nkeynes@103
   218
 */
nkeynes@103
   219
void pvr2_ta_init( void );
nkeynes@103
   220
nkeynes@429
   221
void pvr2_ta_reset( void );
nkeynes@429
   222
nkeynes@429
   223
void pvr2_ta_save_state( FILE *f );
nkeynes@429
   224
nkeynes@429
   225
int pvr2_ta_load_state( FILE *f );
nkeynes@282
   226
nkeynes@282
   227
/****************************** YUV Converter ****************************/
nkeynes@282
   228
nkeynes@282
   229
/**
nkeynes@282
   230
 * Process a block of YUV data.
nkeynes@282
   231
 */
nkeynes@429
   232
void pvr2_yuv_write( unsigned char *buf, uint32_t length );
nkeynes@282
   233
nkeynes@282
   234
/**
nkeynes@282
   235
 * Initialize the YUV converter.
nkeynes@282
   236
 */
nkeynes@284
   237
void pvr2_yuv_init( uint32_t target_addr );
nkeynes@284
   238
nkeynes@284
   239
void pvr2_yuv_set_config( uint32_t config );
nkeynes@282
   240
nkeynes@429
   241
void pvr2_yuv_save_state( FILE *f );
nkeynes@429
   242
nkeynes@429
   243
int pvr2_yuv_load_state( FILE *f );
nkeynes@429
   244
nkeynes@103
   245
/********************************* Renderer ******************************/
nkeynes@103
   246
nkeynes@635
   247
void pvr2_read_scene( void );
nkeynes@635
   248
nkeynes@103
   249
/**
nkeynes@103
   250
 * Render the current scene stored in PVR ram to the GL back buffer.
nkeynes@103
   251
 */
nkeynes@352
   252
void pvr2_render_scene( render_buffer_t buffer );
nkeynes@103
   253
nkeynes@103
   254
/**
nkeynes@103
   255
 * Display the scene rendered to the supplied address.
nkeynes@103
   256
 * @return TRUE if there was an available render that was displayed,
nkeynes@103
   257
 * otherwise FALSE (and no action was taken)
nkeynes@103
   258
 */
nkeynes@103
   259
gboolean pvr2_render_display_frame( uint32_t address );
nkeynes@103
   260
nkeynes@219
   261
nkeynes@219
   262
void render_backplane( uint32_t *polygon, uint32_t width, uint32_t height, uint32_t mode );
nkeynes@219
   263
nkeynes@219
   264
void render_set_context( uint32_t *context, int render_mode );
nkeynes@219
   265
nkeynes@219
   266
void pvr2_render_tilebuffer( int width, int height, int clipx1, int clipy1, 
nkeynes@219
   267
			     int clipx2, int clipy2 );
nkeynes@219
   268
nkeynes@635
   269
void pvr2_render_find_z_range( float *min, float *max );
nkeynes@429
   270
nkeynes@429
   271
void pvr2_render_getsize( int *x, int *y );
nkeynes@429
   272
nkeynes@319
   273
/**
nkeynes@319
   274
 * Structure to hold a complete unpacked vertex (excluding modifier
nkeynes@319
   275
 * volume parameters - generate separate vertexes in that case).
nkeynes@319
   276
 */
nkeynes@319
   277
struct vertex_unpacked {
nkeynes@319
   278
    float x,y,z;
nkeynes@319
   279
    float u,v;            /* Texture coordinates */
nkeynes@319
   280
    float rgba[4];        /* Fragment colour (RGBA order) */
nkeynes@319
   281
    float offset_rgba[4]; /* Offset color (RGBA order) */
nkeynes@319
   282
};
nkeynes@319
   283
nkeynes@103
   284
/****************************** Texture Cache ****************************/
nkeynes@103
   285
nkeynes@103
   286
/**
nkeynes@108
   287
 * Initialize the texture cache.
nkeynes@103
   288
 */
nkeynes@103
   289
void texcache_init( void );
nkeynes@103
   290
nkeynes@108
   291
/**
nkeynes@108
   292
 * Initialize the GL side of the texture cache (texture ids and such).
nkeynes@108
   293
 */
nkeynes@108
   294
void texcache_gl_init( void );
nkeynes@103
   295
nkeynes@103
   296
/**
nkeynes@103
   297
 * Flush all textures and delete. The cache will be non-functional until
nkeynes@103
   298
 * the next call to texcache_init(). This would typically be done if
nkeynes@103
   299
 * switching GL targets.
nkeynes@103
   300
 */    
nkeynes@103
   301
void texcache_shutdown( void );
nkeynes@103
   302
nkeynes@103
   303
/**
nkeynes@432
   304
 * Flush (ie free) all textures.
nkeynes@432
   305
 */
nkeynes@432
   306
void texcache_flush( void );
nkeynes@432
   307
nkeynes@432
   308
/**
nkeynes@432
   309
 * Flush all palette-based textures (if any)
nkeynes@432
   310
 */
nkeynes@432
   311
void texcache_invalidate_palette(void);
nkeynes@432
   312
nkeynes@432
   313
/**
nkeynes@103
   314
 * Evict all textures contained in the page identified by a texture address.
nkeynes@103
   315
 */
nkeynes@103
   316
void texcache_invalidate_page( uint32_t texture_addr );
nkeynes@103
   317
nkeynes@103
   318
/**
nkeynes@103
   319
 * Return a texture ID for the texture specified at the supplied address
nkeynes@103
   320
 * and given parameters (the same sequence of bytes could in theory have
nkeynes@103
   321
 * multiple interpretations). We use the texture address as the primary
nkeynes@103
   322
 * index, but allow for multiple instances at each address. The texture
nkeynes@103
   323
 * will be bound to the GL_TEXTURE_2D target before being returned.
nkeynes@103
   324
 * 
nkeynes@103
   325
 * If the texture has already been bound, return the ID to which it was
nkeynes@103
   326
 * bound. Otherwise obtain an unused texture ID and set it up appropriately.
nkeynes@103
   327
 */
nkeynes@645
   328
GLuint texcache_get_texture( uint32_t texture_word, int width, int height );
nkeynes@221
   329
nkeynes@429
   330
void pvr2_check_palette_changed(void);
nkeynes@429
   331
nkeynes@432
   332
int pvr2_render_save_scene( const gchar *filename );
nkeynes@432
   333
nkeynes@432
   334
nkeynes@221
   335
/************************* Rendering support macros **************************/
nkeynes@221
   336
#define POLY1_DEPTH_MODE(poly1) ( pvr2_poly_depthmode[(poly1)>>29] )
nkeynes@649
   337
#define POLY1_DEPTH_WRITE(poly1) (((poly1)&0x04000000) == 0 )
nkeynes@221
   338
#define POLY1_CULL_MODE(poly1) (((poly1)>>27)&0x03)
nkeynes@645
   339
#define POLY1_CULL_ENABLE(poly1) (((poly1)>>28)&0x01)
nkeynes@221
   340
#define POLY1_TEXTURED(poly1) (((poly1)&0x02000000))
nkeynes@221
   341
#define POLY1_SPECULAR(poly1) (((poly1)&0x01000000))
nkeynes@319
   342
#define POLY1_GOURAUD_SHADED(poly1) ((poly1)&0x00800000)
nkeynes@221
   343
#define POLY1_SHADE_MODEL(poly1) (((poly1)&0x00800000) ? GL_SMOOTH : GL_FLAT)
nkeynes@221
   344
#define POLY1_UV16(poly1)   (((poly1)&0x00400000))
nkeynes@221
   345
#define POLY1_SINGLE_TILE(poly1) (((poly1)&0x00200000))
nkeynes@221
   346
nkeynes@221
   347
#define POLY2_SRC_BLEND(poly2) ( pvr2_poly_srcblend[(poly2) >> 29] )
nkeynes@221
   348
#define POLY2_DEST_BLEND(poly2) ( pvr2_poly_dstblend[((poly2)>>26)&0x07] )
nkeynes@322
   349
#define POLY2_SRC_BLEND_TARGET(poly2)    ((poly2)&0x02000000)
nkeynes@322
   350
#define POLY2_DEST_BLEND_TARGET(poly2)   ((poly2)&0x01000000)
nkeynes@337
   351
#define POLY2_FOG_MODE(poly2)            ((poly2)&0x00C00000)
nkeynes@221
   352
#define POLY2_COLOUR_CLAMP_ENABLE(poly2) ((poly2)&0x00200000)
nkeynes@322
   353
#define POLY2_ALPHA_ENABLE(poly2)        ((poly2)&0x00100000)
nkeynes@322
   354
#define POLY2_TEX_ALPHA_ENABLE(poly2)   (((poly2)&0x00080000) == 0 )
nkeynes@322
   355
#define POLY2_TEX_CLAMP_U(poly2)         ((poly2)&0x00010000)
nkeynes@322
   356
#define POLY2_TEX_CLAMP_V(poly2)         ((poly2)&0x00008000)
nkeynes@221
   357
#define POLY2_TEX_WIDTH(poly2) ( 1<< ((((poly2) >> 3) & 0x07 ) + 3) )
nkeynes@221
   358
#define POLY2_TEX_HEIGHT(poly2) ( 1<< (((poly2) & 0x07 ) + 3) )
nkeynes@338
   359
#define POLY2_TEX_BLEND(poly2) (((poly2) >> 6)&0x03)
nkeynes@221
   360
extern int pvr2_poly_depthmode[8];
nkeynes@221
   361
extern int pvr2_poly_srcblend[8];
nkeynes@221
   362
extern int pvr2_poly_dstblend[8];
nkeynes@221
   363
extern int pvr2_poly_texblend[4];
nkeynes@221
   364
extern int pvr2_render_colour_format[8];
nkeynes@221
   365
nkeynes@635
   366
#define CULL_NONE 0
nkeynes@635
   367
#define CULL_SMALL 1
nkeynes@635
   368
#define CULL_CCW 2
nkeynes@635
   369
#define CULL_CW 3
nkeynes@635
   370
nkeynes@635
   371
#define SEGMENT_END         0x80000000
nkeynes@635
   372
#define SEGMENT_ZCLEAR      0x40000000
nkeynes@635
   373
#define SEGMENT_SORT_TRANS  0x20000000
nkeynes@635
   374
#define SEGMENT_START       0x10000000
nkeynes@635
   375
#define SEGMENT_X(c)        (((c) >> 2) & 0x3F)
nkeynes@635
   376
#define SEGMENT_Y(c)        (((c) >> 8) & 0x3F)
nkeynes@635
   377
#define NO_POINTER          0x80000000
nkeynes@635
   378
#define IS_TILE_PTR(p)      ( ((p)&NO_POINTER) == 0 )
nkeynes@635
   379
#define IS_LAST_SEGMENT(s)  (((s)->control) & SEGMENT_END)
nkeynes@635
   380
nkeynes@635
   381
struct tile_segment {
nkeynes@635
   382
    uint32_t control;
nkeynes@635
   383
    pvraddr_t opaque_ptr;
nkeynes@635
   384
    pvraddr_t opaquemod_ptr;
nkeynes@635
   385
    pvraddr_t trans_ptr;
nkeynes@635
   386
    pvraddr_t transmod_ptr;
nkeynes@635
   387
    pvraddr_t punchout_ptr;
nkeynes@635
   388
};
nkeynes@635
   389
nkeynes@635
   390
#endif /* !lxdream_pvr2_H */
.