nkeynes@550 | 1 | /**
|
nkeynes@586 | 2 | * $Id$
|
nkeynes@826 | 3 | *
|
nkeynes@550 | 4 | * MMU implementation
|
nkeynes@550 | 5 | *
|
nkeynes@550 | 6 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@550 | 7 | *
|
nkeynes@550 | 8 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@550 | 9 | * it under the terms of the GNU General Public License as published by
|
nkeynes@550 | 10 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@550 | 11 | * (at your option) any later version.
|
nkeynes@550 | 12 | *
|
nkeynes@550 | 13 | * This program is distributed in the hope that it will be useful,
|
nkeynes@550 | 14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@550 | 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@550 | 16 | * GNU General Public License for more details.
|
nkeynes@550 | 17 | */
|
nkeynes@550 | 18 | #define MODULE sh4_module
|
nkeynes@550 | 19 |
|
nkeynes@550 | 20 | #include <stdio.h>
|
nkeynes@550 | 21 | #include "sh4/sh4mmio.h"
|
nkeynes@550 | 22 | #include "sh4/sh4core.h"
|
nkeynes@669 | 23 | #include "sh4/sh4trans.h"
|
nkeynes@550 | 24 | #include "mem.h"
|
nkeynes@550 | 25 |
|
nkeynes@586 | 26 | #define VMA_TO_EXT_ADDR(vma) ((vma)&0x1FFFFFFF)
|
nkeynes@586 | 27 |
|
nkeynes@586 | 28 | /* The MMU (practically unique in the system) is allowed to raise exceptions
|
nkeynes@586 | 29 | * directly, with a return code indicating that one was raised and the caller
|
nkeynes@586 | 30 | * had better behave appropriately.
|
nkeynes@586 | 31 | */
|
nkeynes@586 | 32 | #define RAISE_TLB_ERROR(code, vpn) \
|
nkeynes@586 | 33 | MMIO_WRITE(MMU, TEA, vpn); \
|
nkeynes@586 | 34 | MMIO_WRITE(MMU, PTEH, ((MMIO_READ(MMU, PTEH) & 0x000003FF) | (vpn&0xFFFFFC00))); \
|
nkeynes@586 | 35 | sh4_raise_tlb_exception(code);
|
nkeynes@586 | 36 |
|
nkeynes@586 | 37 | #define RAISE_MEM_ERROR(code, vpn) \
|
nkeynes@586 | 38 | MMIO_WRITE(MMU, TEA, vpn); \
|
nkeynes@586 | 39 | MMIO_WRITE(MMU, PTEH, ((MMIO_READ(MMU, PTEH) & 0x000003FF) | (vpn&0xFFFFFC00))); \
|
nkeynes@586 | 40 | sh4_raise_exception(code);
|
nkeynes@586 | 41 |
|
nkeynes@586 | 42 | #define RAISE_OTHER_ERROR(code) \
|
nkeynes@586 | 43 | sh4_raise_exception(code);
|
nkeynes@586 | 44 | /**
|
nkeynes@586 | 45 | * Abort with a non-MMU address error. Caused by user-mode code attempting
|
nkeynes@586 | 46 | * to access privileged regions, or alignment faults.
|
nkeynes@586 | 47 | */
|
nkeynes@586 | 48 | #define MMU_READ_ADDR_ERROR() RAISE_OTHER_ERROR(EXC_DATA_ADDR_READ)
|
nkeynes@586 | 49 | #define MMU_WRITE_ADDR_ERROR() RAISE_OTHER_ERROR(EXC_DATA_ADDR_WRITE)
|
nkeynes@586 | 50 |
|
nkeynes@586 | 51 | #define MMU_TLB_READ_MISS_ERROR(vpn) RAISE_TLB_ERROR(EXC_TLB_MISS_READ, vpn)
|
nkeynes@586 | 52 | #define MMU_TLB_WRITE_MISS_ERROR(vpn) RAISE_TLB_ERROR(EXC_TLB_MISS_WRITE, vpn)
|
nkeynes@586 | 53 | #define MMU_TLB_INITIAL_WRITE_ERROR(vpn) RAISE_MEM_ERROR(EXC_INIT_PAGE_WRITE, vpn)
|
nkeynes@586 | 54 | #define MMU_TLB_READ_PROT_ERROR(vpn) RAISE_MEM_ERROR(EXC_TLB_PROT_READ, vpn)
|
nkeynes@586 | 55 | #define MMU_TLB_WRITE_PROT_ERROR(vpn) RAISE_MEM_ERROR(EXC_TLB_PROT_WRITE, vpn)
|
nkeynes@586 | 56 | #define MMU_TLB_MULTI_HIT_ERROR(vpn) sh4_raise_reset(EXC_TLB_MULTI_HIT); \
|
nkeynes@586 | 57 | MMIO_WRITE(MMU, TEA, vpn); \
|
nkeynes@586 | 58 | MMIO_WRITE(MMU, PTEH, ((MMIO_READ(MMU, PTEH) & 0x000003FF) | (vpn&0xFFFFFC00)));
|
nkeynes@586 | 59 |
|
nkeynes@586 | 60 |
|
nkeynes@796 | 61 | #define OCRAM_START (0x1C000000>>LXDREAM_PAGE_BITS)
|
nkeynes@796 | 62 | #define OCRAM_END (0x20000000>>LXDREAM_PAGE_BITS)
|
nkeynes@550 | 63 |
|
nkeynes@550 | 64 | #define ITLB_ENTRY_COUNT 4
|
nkeynes@550 | 65 | #define UTLB_ENTRY_COUNT 64
|
nkeynes@550 | 66 |
|
nkeynes@550 | 67 | /* Entry address */
|
nkeynes@550 | 68 | #define TLB_VALID 0x00000100
|
nkeynes@550 | 69 | #define TLB_USERMODE 0x00000040
|
nkeynes@550 | 70 | #define TLB_WRITABLE 0x00000020
|
nkeynes@586 | 71 | #define TLB_USERWRITABLE (TLB_WRITABLE|TLB_USERMODE)
|
nkeynes@550 | 72 | #define TLB_SIZE_MASK 0x00000090
|
nkeynes@550 | 73 | #define TLB_SIZE_1K 0x00000000
|
nkeynes@550 | 74 | #define TLB_SIZE_4K 0x00000010
|
nkeynes@550 | 75 | #define TLB_SIZE_64K 0x00000080
|
nkeynes@550 | 76 | #define TLB_SIZE_1M 0x00000090
|
nkeynes@550 | 77 | #define TLB_CACHEABLE 0x00000008
|
nkeynes@550 | 78 | #define TLB_DIRTY 0x00000004
|
nkeynes@550 | 79 | #define TLB_SHARE 0x00000002
|
nkeynes@550 | 80 | #define TLB_WRITETHRU 0x00000001
|
nkeynes@550 | 81 |
|
nkeynes@586 | 82 | #define MASK_1K 0xFFFFFC00
|
nkeynes@586 | 83 | #define MASK_4K 0xFFFFF000
|
nkeynes@586 | 84 | #define MASK_64K 0xFFFF0000
|
nkeynes@586 | 85 | #define MASK_1M 0xFFF00000
|
nkeynes@550 | 86 |
|
nkeynes@550 | 87 | struct itlb_entry {
|
nkeynes@550 | 88 | sh4addr_t vpn; // Virtual Page Number
|
nkeynes@550 | 89 | uint32_t asid; // Process ID
|
nkeynes@586 | 90 | uint32_t mask;
|
nkeynes@550 | 91 | sh4addr_t ppn; // Physical Page Number
|
nkeynes@550 | 92 | uint32_t flags;
|
nkeynes@550 | 93 | };
|
nkeynes@550 | 94 |
|
nkeynes@550 | 95 | struct utlb_entry {
|
nkeynes@550 | 96 | sh4addr_t vpn; // Virtual Page Number
|
nkeynes@586 | 97 | uint32_t mask; // Page size mask
|
nkeynes@550 | 98 | uint32_t asid; // Process ID
|
nkeynes@550 | 99 | sh4addr_t ppn; // Physical Page Number
|
nkeynes@550 | 100 | uint32_t flags;
|
nkeynes@550 | 101 | uint32_t pcmcia; // extra pcmcia data - not used
|
nkeynes@550 | 102 | };
|
nkeynes@550 | 103 |
|
nkeynes@550 | 104 | static struct itlb_entry mmu_itlb[ITLB_ENTRY_COUNT];
|
nkeynes@550 | 105 | static struct utlb_entry mmu_utlb[UTLB_ENTRY_COUNT];
|
nkeynes@550 | 106 | static uint32_t mmu_urc;
|
nkeynes@550 | 107 | static uint32_t mmu_urb;
|
nkeynes@550 | 108 | static uint32_t mmu_lrui;
|
nkeynes@586 | 109 | static uint32_t mmu_asid; // current asid
|
nkeynes@550 | 110 |
|
nkeynes@550 | 111 | static sh4ptr_t cache = NULL;
|
nkeynes@550 | 112 |
|
nkeynes@550 | 113 | static void mmu_invalidate_tlb();
|
nkeynes@550 | 114 |
|
nkeynes@550 | 115 |
|
nkeynes@586 | 116 | static uint32_t get_mask_for_flags( uint32_t flags )
|
nkeynes@586 | 117 | {
|
nkeynes@586 | 118 | switch( flags & TLB_SIZE_MASK ) {
|
nkeynes@586 | 119 | case TLB_SIZE_1K: return MASK_1K;
|
nkeynes@586 | 120 | case TLB_SIZE_4K: return MASK_4K;
|
nkeynes@586 | 121 | case TLB_SIZE_64K: return MASK_64K;
|
nkeynes@586 | 122 | case TLB_SIZE_1M: return MASK_1M;
|
nkeynes@669 | 123 | default: return 0; /* Unreachable */
|
nkeynes@586 | 124 | }
|
nkeynes@586 | 125 | }
|
nkeynes@586 | 126 |
|
nkeynes@550 | 127 | int32_t mmio_region_MMU_read( uint32_t reg )
|
nkeynes@550 | 128 | {
|
nkeynes@550 | 129 | switch( reg ) {
|
nkeynes@550 | 130 | case MMUCR:
|
nkeynes@736 | 131 | return MMIO_READ( MMU, MMUCR) | (mmu_urc<<10) | (mmu_urb<<18) | (mmu_lrui<<26);
|
nkeynes@550 | 132 | default:
|
nkeynes@736 | 133 | return MMIO_READ( MMU, reg );
|
nkeynes@550 | 134 | }
|
nkeynes@550 | 135 | }
|
nkeynes@550 | 136 |
|
nkeynes@550 | 137 | void mmio_region_MMU_write( uint32_t reg, uint32_t val )
|
nkeynes@550 | 138 | {
|
nkeynes@586 | 139 | uint32_t tmp;
|
nkeynes@550 | 140 | switch(reg) {
|
nkeynes@818 | 141 | case SH4VER:
|
nkeynes@818 | 142 | return;
|
nkeynes@550 | 143 | case PTEH:
|
nkeynes@736 | 144 | val &= 0xFFFFFCFF;
|
nkeynes@736 | 145 | if( (val & 0xFF) != mmu_asid ) {
|
nkeynes@736 | 146 | mmu_asid = val&0xFF;
|
nkeynes@736 | 147 | sh4_icache.page_vma = -1; // invalidate icache as asid has changed
|
nkeynes@736 | 148 | }
|
nkeynes@736 | 149 | break;
|
nkeynes@550 | 150 | case PTEL:
|
nkeynes@736 | 151 | val &= 0x1FFFFDFF;
|
nkeynes@736 | 152 | break;
|
nkeynes@550 | 153 | case PTEA:
|
nkeynes@736 | 154 | val &= 0x0000000F;
|
nkeynes@736 | 155 | break;
|
nkeynes@826 | 156 | case TRA:
|
nkeynes@826 | 157 | val &= 0x000003FC;
|
nkeynes@826 | 158 | break;
|
nkeynes@826 | 159 | case EXPEVT:
|
nkeynes@826 | 160 | case INTEVT:
|
nkeynes@826 | 161 | val &= 0x00000FFF;
|
nkeynes@826 | 162 | break;
|
nkeynes@550 | 163 | case MMUCR:
|
nkeynes@736 | 164 | if( val & MMUCR_TI ) {
|
nkeynes@736 | 165 | mmu_invalidate_tlb();
|
nkeynes@736 | 166 | }
|
nkeynes@736 | 167 | mmu_urc = (val >> 10) & 0x3F;
|
nkeynes@736 | 168 | mmu_urb = (val >> 18) & 0x3F;
|
nkeynes@736 | 169 | mmu_lrui = (val >> 26) & 0x3F;
|
nkeynes@736 | 170 | val &= 0x00000301;
|
nkeynes@736 | 171 | tmp = MMIO_READ( MMU, MMUCR );
|
nkeynes@740 | 172 | if( (val ^ tmp) & MMUCR_AT ) {
|
nkeynes@736 | 173 | // AT flag has changed state - flush the xlt cache as all bets
|
nkeynes@736 | 174 | // are off now. We also need to force an immediate exit from the
|
nkeynes@736 | 175 | // current block
|
nkeynes@736 | 176 | MMIO_WRITE( MMU, MMUCR, val );
|
nkeynes@740 | 177 | sh4_flush_icache();
|
nkeynes@736 | 178 | }
|
nkeynes@736 | 179 | break;
|
nkeynes@550 | 180 | case CCR:
|
nkeynes@817 | 181 | mmu_set_cache_mode( val & (CCR_OIX|CCR_ORA|CCR_OCE) );
|
nkeynes@817 | 182 | val &= 0x81A7;
|
nkeynes@736 | 183 | break;
|
nkeynes@826 | 184 | case MMUUNK1:
|
nkeynes@826 | 185 | /* Note that if the high bit is set, this appears to reset the machine.
|
nkeynes@826 | 186 | * Not emulating this behaviour yet until we know why...
|
nkeynes@826 | 187 | */
|
nkeynes@826 | 188 | val &= 0x00010007;
|
nkeynes@826 | 189 | break;
|
nkeynes@826 | 190 | case QACR0:
|
nkeynes@826 | 191 | case QACR1:
|
nkeynes@826 | 192 | val &= 0x0000001C;
|
nkeynes@826 | 193 | break;
|
nkeynes@819 | 194 | case PMCR1:
|
nkeynes@819 | 195 | case PMCR2:
|
nkeynes@819 | 196 | if( val != 0 ) {
|
nkeynes@819 | 197 | WARN( "Performance counters not implemented" );
|
nkeynes@819 | 198 | }
|
nkeynes@819 | 199 | break;
|
nkeynes@550 | 200 | default:
|
nkeynes@736 | 201 | break;
|
nkeynes@550 | 202 | }
|
nkeynes@550 | 203 | MMIO_WRITE( MMU, reg, val );
|
nkeynes@550 | 204 | }
|
nkeynes@550 | 205 |
|
nkeynes@550 | 206 |
|
nkeynes@826 | 207 | void MMU_init()
|
nkeynes@550 | 208 | {
|
nkeynes@550 | 209 | cache = mem_alloc_pages(2);
|
nkeynes@550 | 210 | }
|
nkeynes@550 | 211 |
|
nkeynes@550 | 212 | void MMU_reset()
|
nkeynes@550 | 213 | {
|
nkeynes@550 | 214 | mmio_region_MMU_write( CCR, 0 );
|
nkeynes@586 | 215 | mmio_region_MMU_write( MMUCR, 0 );
|
nkeynes@550 | 216 | }
|
nkeynes@550 | 217 |
|
nkeynes@550 | 218 | void MMU_save_state( FILE *f )
|
nkeynes@550 | 219 | {
|
nkeynes@550 | 220 | fwrite( cache, 4096, 2, f );
|
nkeynes@550 | 221 | fwrite( &mmu_itlb, sizeof(mmu_itlb), 1, f );
|
nkeynes@550 | 222 | fwrite( &mmu_utlb, sizeof(mmu_utlb), 1, f );
|
nkeynes@586 | 223 | fwrite( &mmu_urc, sizeof(mmu_urc), 1, f );
|
nkeynes@586 | 224 | fwrite( &mmu_urb, sizeof(mmu_urb), 1, f );
|
nkeynes@586 | 225 | fwrite( &mmu_lrui, sizeof(mmu_lrui), 1, f );
|
nkeynes@586 | 226 | fwrite( &mmu_asid, sizeof(mmu_asid), 1, f );
|
nkeynes@550 | 227 | }
|
nkeynes@550 | 228 |
|
nkeynes@550 | 229 | int MMU_load_state( FILE *f )
|
nkeynes@550 | 230 | {
|
nkeynes@550 | 231 | /* Setup the cache mode according to the saved register value
|
nkeynes@550 | 232 | * (mem_load runs before this point to load all MMIO data)
|
nkeynes@550 | 233 | */
|
nkeynes@550 | 234 | mmio_region_MMU_write( CCR, MMIO_READ(MMU, CCR) );
|
nkeynes@550 | 235 | if( fread( cache, 4096, 2, f ) != 2 ) {
|
nkeynes@736 | 236 | return 1;
|
nkeynes@550 | 237 | }
|
nkeynes@550 | 238 | if( fread( &mmu_itlb, sizeof(mmu_itlb), 1, f ) != 1 ) {
|
nkeynes@736 | 239 | return 1;
|
nkeynes@550 | 240 | }
|
nkeynes@550 | 241 | if( fread( &mmu_utlb, sizeof(mmu_utlb), 1, f ) != 1 ) {
|
nkeynes@736 | 242 | return 1;
|
nkeynes@550 | 243 | }
|
nkeynes@586 | 244 | if( fread( &mmu_urc, sizeof(mmu_urc), 1, f ) != 1 ) {
|
nkeynes@736 | 245 | return 1;
|
nkeynes@586 | 246 | }
|
nkeynes@586 | 247 | if( fread( &mmu_urc, sizeof(mmu_urb), 1, f ) != 1 ) {
|
nkeynes@736 | 248 | return 1;
|
nkeynes@586 | 249 | }
|
nkeynes@586 | 250 | if( fread( &mmu_lrui, sizeof(mmu_lrui), 1, f ) != 1 ) {
|
nkeynes@736 | 251 | return 1;
|
nkeynes@586 | 252 | }
|
nkeynes@586 | 253 | if( fread( &mmu_asid, sizeof(mmu_asid), 1, f ) != 1 ) {
|
nkeynes@736 | 254 | return 1;
|
nkeynes@586 | 255 | }
|
nkeynes@550 | 256 | return 0;
|
nkeynes@550 | 257 | }
|
nkeynes@550 | 258 |
|
nkeynes@550 | 259 | void mmu_set_cache_mode( int mode )
|
nkeynes@550 | 260 | {
|
nkeynes@550 | 261 | uint32_t i;
|
nkeynes@550 | 262 | switch( mode ) {
|
nkeynes@736 | 263 | case MEM_OC_INDEX0: /* OIX=0 */
|
nkeynes@736 | 264 | for( i=OCRAM_START; i<OCRAM_END; i++ )
|
nkeynes@796 | 265 | page_map[i] = cache + ((i&0x02)<<(LXDREAM_PAGE_BITS-1));
|
nkeynes@736 | 266 | break;
|
nkeynes@736 | 267 | case MEM_OC_INDEX1: /* OIX=1 */
|
nkeynes@736 | 268 | for( i=OCRAM_START; i<OCRAM_END; i++ )
|
nkeynes@796 | 269 | page_map[i] = cache + ((i&0x02000000)>>(25-LXDREAM_PAGE_BITS));
|
nkeynes@736 | 270 | break;
|
nkeynes@736 | 271 | default: /* disabled */
|
nkeynes@736 | 272 | for( i=OCRAM_START; i<OCRAM_END; i++ )
|
nkeynes@736 | 273 | page_map[i] = NULL;
|
nkeynes@736 | 274 | break;
|
nkeynes@550 | 275 | }
|
nkeynes@550 | 276 | }
|
nkeynes@550 | 277 |
|
nkeynes@550 | 278 | /* TLB maintanence */
|
nkeynes@550 | 279 |
|
nkeynes@550 | 280 | /**
|
nkeynes@550 | 281 | * LDTLB instruction implementation. Copies PTEH, PTEL and PTEA into the UTLB
|
nkeynes@550 | 282 | * entry identified by MMUCR.URC. Does not modify MMUCR or the ITLB.
|
nkeynes@550 | 283 | */
|
nkeynes@550 | 284 | void MMU_ldtlb()
|
nkeynes@550 | 285 | {
|
nkeynes@550 | 286 | mmu_utlb[mmu_urc].vpn = MMIO_READ(MMU, PTEH) & 0xFFFFFC00;
|
nkeynes@550 | 287 | mmu_utlb[mmu_urc].asid = MMIO_READ(MMU, PTEH) & 0x000000FF;
|
nkeynes@550 | 288 | mmu_utlb[mmu_urc].ppn = MMIO_READ(MMU, PTEL) & 0x1FFFFC00;
|
nkeynes@550 | 289 | mmu_utlb[mmu_urc].flags = MMIO_READ(MMU, PTEL) & 0x00001FF;
|
nkeynes@550 | 290 | mmu_utlb[mmu_urc].pcmcia = MMIO_READ(MMU, PTEA);
|
nkeynes@586 | 291 | mmu_utlb[mmu_urc].mask = get_mask_for_flags(mmu_utlb[mmu_urc].flags);
|
nkeynes@550 | 292 | }
|
nkeynes@550 | 293 |
|
nkeynes@550 | 294 | static void mmu_invalidate_tlb()
|
nkeynes@550 | 295 | {
|
nkeynes@550 | 296 | int i;
|
nkeynes@550 | 297 | for( i=0; i<ITLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 298 | mmu_itlb[i].flags &= (~TLB_VALID);
|
nkeynes@550 | 299 | }
|
nkeynes@550 | 300 | for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 301 | mmu_utlb[i].flags &= (~TLB_VALID);
|
nkeynes@550 | 302 | }
|
nkeynes@550 | 303 | }
|
nkeynes@550 | 304 |
|
nkeynes@550 | 305 | #define ITLB_ENTRY(addr) ((addr>>7)&0x03)
|
nkeynes@550 | 306 |
|
nkeynes@550 | 307 | int32_t mmu_itlb_addr_read( sh4addr_t addr )
|
nkeynes@550 | 308 | {
|
nkeynes@550 | 309 | struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
|
nkeynes@550 | 310 | return ent->vpn | ent->asid | (ent->flags & TLB_VALID);
|
nkeynes@550 | 311 | }
|
nkeynes@550 | 312 | int32_t mmu_itlb_data_read( sh4addr_t addr )
|
nkeynes@550 | 313 | {
|
nkeynes@550 | 314 | struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
|
nkeynes@550 | 315 | return ent->ppn | ent->flags;
|
nkeynes@550 | 316 | }
|
nkeynes@550 | 317 |
|
nkeynes@550 | 318 | void mmu_itlb_addr_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 319 | {
|
nkeynes@550 | 320 | struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
|
nkeynes@550 | 321 | ent->vpn = val & 0xFFFFFC00;
|
nkeynes@550 | 322 | ent->asid = val & 0x000000FF;
|
nkeynes@550 | 323 | ent->flags = (ent->flags & ~(TLB_VALID)) | (val&TLB_VALID);
|
nkeynes@550 | 324 | }
|
nkeynes@550 | 325 |
|
nkeynes@550 | 326 | void mmu_itlb_data_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 327 | {
|
nkeynes@550 | 328 | struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
|
nkeynes@550 | 329 | ent->ppn = val & 0x1FFFFC00;
|
nkeynes@550 | 330 | ent->flags = val & 0x00001DA;
|
nkeynes@586 | 331 | ent->mask = get_mask_for_flags(val);
|
nkeynes@550 | 332 | }
|
nkeynes@550 | 333 |
|
nkeynes@550 | 334 | #define UTLB_ENTRY(addr) ((addr>>8)&0x3F)
|
nkeynes@550 | 335 | #define UTLB_ASSOC(addr) (addr&0x80)
|
nkeynes@550 | 336 | #define UTLB_DATA2(addr) (addr&0x00800000)
|
nkeynes@550 | 337 |
|
nkeynes@550 | 338 | int32_t mmu_utlb_addr_read( sh4addr_t addr )
|
nkeynes@550 | 339 | {
|
nkeynes@550 | 340 | struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
|
nkeynes@550 | 341 | return ent->vpn | ent->asid | (ent->flags & TLB_VALID) |
|
nkeynes@736 | 342 | ((ent->flags & TLB_DIRTY)<<7);
|
nkeynes@550 | 343 | }
|
nkeynes@550 | 344 | int32_t mmu_utlb_data_read( sh4addr_t addr )
|
nkeynes@550 | 345 | {
|
nkeynes@550 | 346 | struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
|
nkeynes@550 | 347 | if( UTLB_DATA2(addr) ) {
|
nkeynes@736 | 348 | return ent->pcmcia;
|
nkeynes@550 | 349 | } else {
|
nkeynes@736 | 350 | return ent->ppn | ent->flags;
|
nkeynes@550 | 351 | }
|
nkeynes@550 | 352 | }
|
nkeynes@550 | 353 |
|
nkeynes@586 | 354 | /**
|
nkeynes@586 | 355 | * Find a UTLB entry for the associative TLB write - same as the normal
|
nkeynes@586 | 356 | * lookup but ignores the valid bit.
|
nkeynes@586 | 357 | */
|
nkeynes@669 | 358 | static inline int mmu_utlb_lookup_assoc( uint32_t vpn, uint32_t asid )
|
nkeynes@586 | 359 | {
|
nkeynes@586 | 360 | int result = -1;
|
nkeynes@586 | 361 | unsigned int i;
|
nkeynes@586 | 362 | for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 363 | if( (mmu_utlb[i].flags & TLB_VALID) &&
|
nkeynes@826 | 364 | ((mmu_utlb[i].flags & TLB_SHARE) || asid == mmu_utlb[i].asid) &&
|
nkeynes@736 | 365 | ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
|
nkeynes@736 | 366 | if( result != -1 ) {
|
nkeynes@736 | 367 | fprintf( stderr, "TLB Multi hit: %d %d\n", result, i );
|
nkeynes@736 | 368 | return -2;
|
nkeynes@736 | 369 | }
|
nkeynes@736 | 370 | result = i;
|
nkeynes@736 | 371 | }
|
nkeynes@586 | 372 | }
|
nkeynes@586 | 373 | return result;
|
nkeynes@586 | 374 | }
|
nkeynes@586 | 375 |
|
nkeynes@586 | 376 | /**
|
nkeynes@586 | 377 | * Find a ITLB entry for the associative TLB write - same as the normal
|
nkeynes@586 | 378 | * lookup but ignores the valid bit.
|
nkeynes@586 | 379 | */
|
nkeynes@669 | 380 | static inline int mmu_itlb_lookup_assoc( uint32_t vpn, uint32_t asid )
|
nkeynes@586 | 381 | {
|
nkeynes@586 | 382 | int result = -1;
|
nkeynes@586 | 383 | unsigned int i;
|
nkeynes@586 | 384 | for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 385 | if( (mmu_itlb[i].flags & TLB_VALID) &&
|
nkeynes@826 | 386 | ((mmu_itlb[i].flags & TLB_SHARE) || asid == mmu_itlb[i].asid) &&
|
nkeynes@736 | 387 | ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
|
nkeynes@736 | 388 | if( result != -1 ) {
|
nkeynes@736 | 389 | return -2;
|
nkeynes@736 | 390 | }
|
nkeynes@736 | 391 | result = i;
|
nkeynes@736 | 392 | }
|
nkeynes@586 | 393 | }
|
nkeynes@586 | 394 | return result;
|
nkeynes@586 | 395 | }
|
nkeynes@586 | 396 |
|
nkeynes@550 | 397 | void mmu_utlb_addr_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 398 | {
|
nkeynes@550 | 399 | if( UTLB_ASSOC(addr) ) {
|
nkeynes@736 | 400 | int utlb = mmu_utlb_lookup_assoc( val, mmu_asid );
|
nkeynes@736 | 401 | if( utlb >= 0 ) {
|
nkeynes@736 | 402 | struct utlb_entry *ent = &mmu_utlb[utlb];
|
nkeynes@736 | 403 | ent->flags = ent->flags & ~(TLB_DIRTY|TLB_VALID);
|
nkeynes@736 | 404 | ent->flags |= (val & TLB_VALID);
|
nkeynes@736 | 405 | ent->flags |= ((val & 0x200)>>7);
|
nkeynes@736 | 406 | }
|
nkeynes@586 | 407 |
|
nkeynes@736 | 408 | int itlb = mmu_itlb_lookup_assoc( val, mmu_asid );
|
nkeynes@736 | 409 | if( itlb >= 0 ) {
|
nkeynes@736 | 410 | struct itlb_entry *ent = &mmu_itlb[itlb];
|
nkeynes@736 | 411 | ent->flags = (ent->flags & (~TLB_VALID)) | (val & TLB_VALID);
|
nkeynes@736 | 412 | }
|
nkeynes@586 | 413 |
|
nkeynes@736 | 414 | if( itlb == -2 || utlb == -2 ) {
|
nkeynes@736 | 415 | MMU_TLB_MULTI_HIT_ERROR(addr);
|
nkeynes@736 | 416 | return;
|
nkeynes@736 | 417 | }
|
nkeynes@550 | 418 | } else {
|
nkeynes@736 | 419 | struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
|
nkeynes@736 | 420 | ent->vpn = (val & 0xFFFFFC00);
|
nkeynes@736 | 421 | ent->asid = (val & 0xFF);
|
nkeynes@736 | 422 | ent->flags = (ent->flags & ~(TLB_DIRTY|TLB_VALID));
|
nkeynes@736 | 423 | ent->flags |= (val & TLB_VALID);
|
nkeynes@736 | 424 | ent->flags |= ((val & 0x200)>>7);
|
nkeynes@550 | 425 | }
|
nkeynes@550 | 426 | }
|
nkeynes@550 | 427 |
|
nkeynes@550 | 428 | void mmu_utlb_data_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 429 | {
|
nkeynes@550 | 430 | struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
|
nkeynes@550 | 431 | if( UTLB_DATA2(addr) ) {
|
nkeynes@736 | 432 | ent->pcmcia = val & 0x0000000F;
|
nkeynes@550 | 433 | } else {
|
nkeynes@736 | 434 | ent->ppn = (val & 0x1FFFFC00);
|
nkeynes@736 | 435 | ent->flags = (val & 0x000001FF);
|
nkeynes@736 | 436 | ent->mask = get_mask_for_flags(val);
|
nkeynes@550 | 437 | }
|
nkeynes@550 | 438 | }
|
nkeynes@550 | 439 |
|
nkeynes@550 | 440 | /* Cache access - not implemented */
|
nkeynes@550 | 441 |
|
nkeynes@550 | 442 | int32_t mmu_icache_addr_read( sh4addr_t addr )
|
nkeynes@550 | 443 | {
|
nkeynes@550 | 444 | return 0; // not implemented
|
nkeynes@550 | 445 | }
|
nkeynes@550 | 446 | int32_t mmu_icache_data_read( sh4addr_t addr )
|
nkeynes@550 | 447 | {
|
nkeynes@550 | 448 | return 0; // not implemented
|
nkeynes@550 | 449 | }
|
nkeynes@550 | 450 | int32_t mmu_ocache_addr_read( sh4addr_t addr )
|
nkeynes@550 | 451 | {
|
nkeynes@550 | 452 | return 0; // not implemented
|
nkeynes@550 | 453 | }
|
nkeynes@550 | 454 | int32_t mmu_ocache_data_read( sh4addr_t addr )
|
nkeynes@550 | 455 | {
|
nkeynes@550 | 456 | return 0; // not implemented
|
nkeynes@550 | 457 | }
|
nkeynes@550 | 458 |
|
nkeynes@550 | 459 | void mmu_icache_addr_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 460 | {
|
nkeynes@550 | 461 | }
|
nkeynes@550 | 462 |
|
nkeynes@550 | 463 | void mmu_icache_data_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 464 | {
|
nkeynes@550 | 465 | }
|
nkeynes@550 | 466 |
|
nkeynes@550 | 467 | void mmu_ocache_addr_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 468 | {
|
nkeynes@550 | 469 | }
|
nkeynes@550 | 470 |
|
nkeynes@550 | 471 | void mmu_ocache_data_write( sh4addr_t addr, uint32_t val )
|
nkeynes@550 | 472 | {
|
nkeynes@550 | 473 | }
|
nkeynes@586 | 474 |
|
nkeynes@586 | 475 | /******************************************************************************/
|
nkeynes@586 | 476 | /* MMU TLB address translation */
|
nkeynes@586 | 477 | /******************************************************************************/
|
nkeynes@586 | 478 |
|
nkeynes@586 | 479 | /**
|
nkeynes@826 | 480 | * The translations are excessively complicated, but unfortunately it's a
|
nkeynes@586 | 481 | * complicated system. TODO: make this not be painfully slow.
|
nkeynes@586 | 482 | */
|
nkeynes@586 | 483 |
|
nkeynes@586 | 484 | /**
|
nkeynes@586 | 485 | * Perform the actual utlb lookup w/ asid matching.
|
nkeynes@586 | 486 | * Possible utcomes are:
|
nkeynes@586 | 487 | * 0..63 Single match - good, return entry found
|
nkeynes@586 | 488 | * -1 No match - raise a tlb data miss exception
|
nkeynes@586 | 489 | * -2 Multiple matches - raise a multi-hit exception (reset)
|
nkeynes@586 | 490 | * @param vpn virtual address to resolve
|
nkeynes@586 | 491 | * @return the resultant UTLB entry, or an error.
|
nkeynes@586 | 492 | */
|
nkeynes@586 | 493 | static inline int mmu_utlb_lookup_vpn_asid( uint32_t vpn )
|
nkeynes@586 | 494 | {
|
nkeynes@586 | 495 | int result = -1;
|
nkeynes@586 | 496 | unsigned int i;
|
nkeynes@586 | 497 |
|
nkeynes@586 | 498 | mmu_urc++;
|
nkeynes@586 | 499 | if( mmu_urc == mmu_urb || mmu_urc == 0x40 ) {
|
nkeynes@736 | 500 | mmu_urc = 0;
|
nkeynes@586 | 501 | }
|
nkeynes@586 | 502 |
|
nkeynes@586 | 503 | for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 504 | if( (mmu_utlb[i].flags & TLB_VALID) &&
|
nkeynes@826 | 505 | ((mmu_utlb[i].flags & TLB_SHARE) || mmu_asid == mmu_utlb[i].asid) &&
|
nkeynes@736 | 506 | ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
|
nkeynes@736 | 507 | if( result != -1 ) {
|
nkeynes@736 | 508 | return -2;
|
nkeynes@736 | 509 | }
|
nkeynes@736 | 510 | result = i;
|
nkeynes@736 | 511 | }
|
nkeynes@586 | 512 | }
|
nkeynes@586 | 513 | return result;
|
nkeynes@586 | 514 | }
|
nkeynes@586 | 515 |
|
nkeynes@586 | 516 | /**
|
nkeynes@586 | 517 | * Perform the actual utlb lookup matching on vpn only
|
nkeynes@586 | 518 | * Possible utcomes are:
|
nkeynes@586 | 519 | * 0..63 Single match - good, return entry found
|
nkeynes@586 | 520 | * -1 No match - raise a tlb data miss exception
|
nkeynes@586 | 521 | * -2 Multiple matches - raise a multi-hit exception (reset)
|
nkeynes@586 | 522 | * @param vpn virtual address to resolve
|
nkeynes@586 | 523 | * @return the resultant UTLB entry, or an error.
|
nkeynes@586 | 524 | */
|
nkeynes@586 | 525 | static inline int mmu_utlb_lookup_vpn( uint32_t vpn )
|
nkeynes@586 | 526 | {
|
nkeynes@586 | 527 | int result = -1;
|
nkeynes@586 | 528 | unsigned int i;
|
nkeynes@586 | 529 |
|
nkeynes@586 | 530 | mmu_urc++;
|
nkeynes@586 | 531 | if( mmu_urc == mmu_urb || mmu_urc == 0x40 ) {
|
nkeynes@736 | 532 | mmu_urc = 0;
|
nkeynes@586 | 533 | }
|
nkeynes@586 | 534 |
|
nkeynes@586 | 535 | for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 536 | if( (mmu_utlb[i].flags & TLB_VALID) &&
|
nkeynes@736 | 537 | ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
|
nkeynes@736 | 538 | if( result != -1 ) {
|
nkeynes@736 | 539 | return -2;
|
nkeynes@736 | 540 | }
|
nkeynes@736 | 541 | result = i;
|
nkeynes@736 | 542 | }
|
nkeynes@586 | 543 | }
|
nkeynes@586 | 544 |
|
nkeynes@586 | 545 | return result;
|
nkeynes@586 | 546 | }
|
nkeynes@586 | 547 |
|
nkeynes@586 | 548 | /**
|
nkeynes@586 | 549 | * Update the ITLB by replacing the LRU entry with the specified UTLB entry.
|
nkeynes@586 | 550 | * @return the number (0-3) of the replaced entry.
|
nkeynes@586 | 551 | */
|
nkeynes@586 | 552 | static int inline mmu_itlb_update_from_utlb( int entryNo )
|
nkeynes@586 | 553 | {
|
nkeynes@586 | 554 | int replace;
|
nkeynes@586 | 555 | /* Determine entry to replace based on lrui */
|
nkeynes@586 | 556 | if( (mmu_lrui & 0x38) == 0x38 ) {
|
nkeynes@736 | 557 | replace = 0;
|
nkeynes@736 | 558 | mmu_lrui = mmu_lrui & 0x07;
|
nkeynes@586 | 559 | } else if( (mmu_lrui & 0x26) == 0x06 ) {
|
nkeynes@736 | 560 | replace = 1;
|
nkeynes@736 | 561 | mmu_lrui = (mmu_lrui & 0x19) | 0x20;
|
nkeynes@586 | 562 | } else if( (mmu_lrui & 0x15) == 0x01 ) {
|
nkeynes@736 | 563 | replace = 2;
|
nkeynes@736 | 564 | mmu_lrui = (mmu_lrui & 0x3E) | 0x14;
|
nkeynes@586 | 565 | } else { // Note - gets invalid entries too
|
nkeynes@736 | 566 | replace = 3;
|
nkeynes@736 | 567 | mmu_lrui = (mmu_lrui | 0x0B);
|
nkeynes@826 | 568 | }
|
nkeynes@586 | 569 |
|
nkeynes@586 | 570 | mmu_itlb[replace].vpn = mmu_utlb[entryNo].vpn;
|
nkeynes@586 | 571 | mmu_itlb[replace].mask = mmu_utlb[entryNo].mask;
|
nkeynes@586 | 572 | mmu_itlb[replace].ppn = mmu_utlb[entryNo].ppn;
|
nkeynes@586 | 573 | mmu_itlb[replace].asid = mmu_utlb[entryNo].asid;
|
nkeynes@586 | 574 | mmu_itlb[replace].flags = mmu_utlb[entryNo].flags & 0x01DA;
|
nkeynes@586 | 575 | return replace;
|
nkeynes@586 | 576 | }
|
nkeynes@586 | 577 |
|
nkeynes@586 | 578 | /**
|
nkeynes@586 | 579 | * Perform the actual itlb lookup w/ asid protection
|
nkeynes@586 | 580 | * Possible utcomes are:
|
nkeynes@586 | 581 | * 0..63 Single match - good, return entry found
|
nkeynes@586 | 582 | * -1 No match - raise a tlb data miss exception
|
nkeynes@586 | 583 | * -2 Multiple matches - raise a multi-hit exception (reset)
|
nkeynes@586 | 584 | * @param vpn virtual address to resolve
|
nkeynes@586 | 585 | * @return the resultant ITLB entry, or an error.
|
nkeynes@586 | 586 | */
|
nkeynes@586 | 587 | static inline int mmu_itlb_lookup_vpn_asid( uint32_t vpn )
|
nkeynes@586 | 588 | {
|
nkeynes@586 | 589 | int result = -1;
|
nkeynes@586 | 590 | unsigned int i;
|
nkeynes@586 | 591 |
|
nkeynes@586 | 592 | for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 593 | if( (mmu_itlb[i].flags & TLB_VALID) &&
|
nkeynes@826 | 594 | ((mmu_itlb[i].flags & TLB_SHARE) || mmu_asid == mmu_itlb[i].asid) &&
|
nkeynes@736 | 595 | ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
|
nkeynes@736 | 596 | if( result != -1 ) {
|
nkeynes@736 | 597 | return -2;
|
nkeynes@736 | 598 | }
|
nkeynes@736 | 599 | result = i;
|
nkeynes@736 | 600 | }
|
nkeynes@586 | 601 | }
|
nkeynes@586 | 602 |
|
nkeynes@586 | 603 | if( result == -1 ) {
|
nkeynes@736 | 604 | int utlbEntry = mmu_utlb_lookup_vpn_asid( vpn );
|
nkeynes@736 | 605 | if( utlbEntry < 0 ) {
|
nkeynes@736 | 606 | return utlbEntry;
|
nkeynes@736 | 607 | } else {
|
nkeynes@736 | 608 | return mmu_itlb_update_from_utlb( utlbEntry );
|
nkeynes@736 | 609 | }
|
nkeynes@586 | 610 | }
|
nkeynes@586 | 611 |
|
nkeynes@586 | 612 | switch( result ) {
|
nkeynes@586 | 613 | case 0: mmu_lrui = (mmu_lrui & 0x07); break;
|
nkeynes@586 | 614 | case 1: mmu_lrui = (mmu_lrui & 0x19) | 0x20; break;
|
nkeynes@586 | 615 | case 2: mmu_lrui = (mmu_lrui & 0x3E) | 0x14; break;
|
nkeynes@586 | 616 | case 3: mmu_lrui = (mmu_lrui | 0x0B); break;
|
nkeynes@586 | 617 | }
|
nkeynes@736 | 618 |
|
nkeynes@586 | 619 | return result;
|
nkeynes@586 | 620 | }
|
nkeynes@586 | 621 |
|
nkeynes@586 | 622 | /**
|
nkeynes@586 | 623 | * Perform the actual itlb lookup on vpn only
|
nkeynes@586 | 624 | * Possible utcomes are:
|
nkeynes@586 | 625 | * 0..63 Single match - good, return entry found
|
nkeynes@586 | 626 | * -1 No match - raise a tlb data miss exception
|
nkeynes@586 | 627 | * -2 Multiple matches - raise a multi-hit exception (reset)
|
nkeynes@586 | 628 | * @param vpn virtual address to resolve
|
nkeynes@586 | 629 | * @return the resultant ITLB entry, or an error.
|
nkeynes@586 | 630 | */
|
nkeynes@586 | 631 | static inline int mmu_itlb_lookup_vpn( uint32_t vpn )
|
nkeynes@586 | 632 | {
|
nkeynes@586 | 633 | int result = -1;
|
nkeynes@586 | 634 | unsigned int i;
|
nkeynes@586 | 635 |
|
nkeynes@586 | 636 | for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
|
nkeynes@736 | 637 | if( (mmu_itlb[i].flags & TLB_VALID) &&
|
nkeynes@736 | 638 | ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
|
nkeynes@736 | 639 | if( result != -1 ) {
|
nkeynes@736 | 640 | return -2;
|
nkeynes@736 | 641 | }
|
nkeynes@736 | 642 | result = i;
|
nkeynes@736 | 643 | }
|
nkeynes@586 | 644 | }
|
nkeynes@586 | 645 |
|
nkeynes@586 | 646 | if( result == -1 ) {
|
nkeynes@736 | 647 | int utlbEntry = mmu_utlb_lookup_vpn( vpn );
|
nkeynes@736 | 648 | if( utlbEntry < 0 ) {
|
nkeynes@736 | 649 | return utlbEntry;
|
nkeynes@736 | 650 | } else {
|
nkeynes@736 | 651 | return mmu_itlb_update_from_utlb( utlbEntry );
|
nkeynes@736 | 652 | }
|
nkeynes@586 | 653 | }
|
nkeynes@586 | 654 |
|
nkeynes@586 | 655 | switch( result ) {
|
nkeynes@586 | 656 | case 0: mmu_lrui = (mmu_lrui & 0x07); break;
|
nkeynes@586 | 657 | case 1: mmu_lrui = (mmu_lrui & 0x19) | 0x20; break;
|
nkeynes@586 | 658 | case 2: mmu_lrui = (mmu_lrui & 0x3E) | 0x14; break;
|
nkeynes@586 | 659 | case 3: mmu_lrui = (mmu_lrui | 0x0B); break;
|
nkeynes@586 | 660 | }
|
nkeynes@736 | 661 |
|
nkeynes@586 | 662 | return result;
|
nkeynes@586 | 663 | }
|
nkeynes@586 | 664 |
|
nkeynes@586 | 665 | sh4addr_t mmu_vma_to_phys_read( sh4vma_t addr )
|
nkeynes@586 | 666 | {
|
nkeynes@586 | 667 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@586 | 668 | if( addr & 0x80000000 ) {
|
nkeynes@736 | 669 | if( IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 670 | if( addr >= 0xE0000000 ) {
|
nkeynes@736 | 671 | return addr; /* P4 - passthrough */
|
nkeynes@736 | 672 | } else if( addr < 0xC0000000 ) {
|
nkeynes@736 | 673 | /* P1, P2 regions are pass-through (no translation) */
|
nkeynes@736 | 674 | return VMA_TO_EXT_ADDR(addr);
|
nkeynes@736 | 675 | }
|
nkeynes@736 | 676 | } else {
|
nkeynes@736 | 677 | if( addr >= 0xE0000000 && addr < 0xE4000000 &&
|
nkeynes@736 | 678 | ((mmucr&MMUCR_SQMD) == 0) ) {
|
nkeynes@736 | 679 | /* Conditional user-mode access to the store-queue (no translation) */
|
nkeynes@736 | 680 | return addr;
|
nkeynes@736 | 681 | }
|
nkeynes@736 | 682 | MMU_READ_ADDR_ERROR();
|
nkeynes@736 | 683 | return MMU_VMA_ERROR;
|
nkeynes@736 | 684 | }
|
nkeynes@586 | 685 | }
|
nkeynes@736 | 686 |
|
nkeynes@586 | 687 | if( (mmucr & MMUCR_AT) == 0 ) {
|
nkeynes@736 | 688 | return VMA_TO_EXT_ADDR(addr);
|
nkeynes@586 | 689 | }
|
nkeynes@586 | 690 |
|
nkeynes@586 | 691 | /* If we get this far, translation is required */
|
nkeynes@586 | 692 | int entryNo;
|
nkeynes@586 | 693 | if( ((mmucr & MMUCR_SV) == 0) || !IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 694 | entryNo = mmu_utlb_lookup_vpn_asid( addr );
|
nkeynes@586 | 695 | } else {
|
nkeynes@736 | 696 | entryNo = mmu_utlb_lookup_vpn( addr );
|
nkeynes@586 | 697 | }
|
nkeynes@586 | 698 |
|
nkeynes@586 | 699 | switch(entryNo) {
|
nkeynes@586 | 700 | case -1:
|
nkeynes@736 | 701 | MMU_TLB_READ_MISS_ERROR(addr);
|
nkeynes@736 | 702 | return MMU_VMA_ERROR;
|
nkeynes@586 | 703 | case -2:
|
nkeynes@736 | 704 | MMU_TLB_MULTI_HIT_ERROR(addr);
|
nkeynes@736 | 705 | return MMU_VMA_ERROR;
|
nkeynes@586 | 706 | default:
|
nkeynes@736 | 707 | if( (mmu_utlb[entryNo].flags & TLB_USERMODE) == 0 &&
|
nkeynes@736 | 708 | !IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 709 | /* protection violation */
|
nkeynes@736 | 710 | MMU_TLB_READ_PROT_ERROR(addr);
|
nkeynes@736 | 711 | return MMU_VMA_ERROR;
|
nkeynes@736 | 712 | }
|
nkeynes@586 | 713 |
|
nkeynes@736 | 714 | /* finally generate the target address */
|
nkeynes@826 | 715 | sh4addr_t pma = (mmu_utlb[entryNo].ppn & mmu_utlb[entryNo].mask) |
|
nkeynes@810 | 716 | (addr & (~mmu_utlb[entryNo].mask));
|
nkeynes@826 | 717 | if( pma > 0x1C000000 ) // Remap 1Cxx .. 1Fxx region to P4
|
nkeynes@810 | 718 | pma |= 0xE0000000;
|
nkeynes@810 | 719 | return pma;
|
nkeynes@586 | 720 | }
|
nkeynes@586 | 721 | }
|
nkeynes@586 | 722 |
|
nkeynes@586 | 723 | sh4addr_t mmu_vma_to_phys_write( sh4vma_t addr )
|
nkeynes@586 | 724 | {
|
nkeynes@586 | 725 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@586 | 726 | if( addr & 0x80000000 ) {
|
nkeynes@736 | 727 | if( IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 728 | if( addr >= 0xE0000000 ) {
|
nkeynes@736 | 729 | return addr; /* P4 - passthrough */
|
nkeynes@736 | 730 | } else if( addr < 0xC0000000 ) {
|
nkeynes@736 | 731 | /* P1, P2 regions are pass-through (no translation) */
|
nkeynes@736 | 732 | return VMA_TO_EXT_ADDR(addr);
|
nkeynes@736 | 733 | }
|
nkeynes@736 | 734 | } else {
|
nkeynes@736 | 735 | if( addr >= 0xE0000000 && addr < 0xE4000000 &&
|
nkeynes@736 | 736 | ((mmucr&MMUCR_SQMD) == 0) ) {
|
nkeynes@736 | 737 | /* Conditional user-mode access to the store-queue (no translation) */
|
nkeynes@736 | 738 | return addr;
|
nkeynes@736 | 739 | }
|
nkeynes@736 | 740 | MMU_WRITE_ADDR_ERROR();
|
nkeynes@736 | 741 | return MMU_VMA_ERROR;
|
nkeynes@736 | 742 | }
|
nkeynes@586 | 743 | }
|
nkeynes@736 | 744 |
|
nkeynes@586 | 745 | if( (mmucr & MMUCR_AT) == 0 ) {
|
nkeynes@736 | 746 | return VMA_TO_EXT_ADDR(addr);
|
nkeynes@586 | 747 | }
|
nkeynes@586 | 748 |
|
nkeynes@586 | 749 | /* If we get this far, translation is required */
|
nkeynes@586 | 750 | int entryNo;
|
nkeynes@586 | 751 | if( ((mmucr & MMUCR_SV) == 0) || !IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 752 | entryNo = mmu_utlb_lookup_vpn_asid( addr );
|
nkeynes@586 | 753 | } else {
|
nkeynes@736 | 754 | entryNo = mmu_utlb_lookup_vpn( addr );
|
nkeynes@586 | 755 | }
|
nkeynes@586 | 756 |
|
nkeynes@586 | 757 | switch(entryNo) {
|
nkeynes@586 | 758 | case -1:
|
nkeynes@736 | 759 | MMU_TLB_WRITE_MISS_ERROR(addr);
|
nkeynes@736 | 760 | return MMU_VMA_ERROR;
|
nkeynes@586 | 761 | case -2:
|
nkeynes@736 | 762 | MMU_TLB_MULTI_HIT_ERROR(addr);
|
nkeynes@736 | 763 | return MMU_VMA_ERROR;
|
nkeynes@586 | 764 | default:
|
nkeynes@736 | 765 | if( IS_SH4_PRIVMODE() ? ((mmu_utlb[entryNo].flags & TLB_WRITABLE) == 0)
|
nkeynes@736 | 766 | : ((mmu_utlb[entryNo].flags & TLB_USERWRITABLE) != TLB_USERWRITABLE) ) {
|
nkeynes@736 | 767 | /* protection violation */
|
nkeynes@736 | 768 | MMU_TLB_WRITE_PROT_ERROR(addr);
|
nkeynes@736 | 769 | return MMU_VMA_ERROR;
|
nkeynes@736 | 770 | }
|
nkeynes@586 | 771 |
|
nkeynes@736 | 772 | if( (mmu_utlb[entryNo].flags & TLB_DIRTY) == 0 ) {
|
nkeynes@736 | 773 | MMU_TLB_INITIAL_WRITE_ERROR(addr);
|
nkeynes@736 | 774 | return MMU_VMA_ERROR;
|
nkeynes@736 | 775 | }
|
nkeynes@586 | 776 |
|
nkeynes@736 | 777 | /* finally generate the target address */
|
nkeynes@826 | 778 | sh4addr_t pma = (mmu_utlb[entryNo].ppn & mmu_utlb[entryNo].mask) |
|
nkeynes@810 | 779 | (addr & (~mmu_utlb[entryNo].mask));
|
nkeynes@826 | 780 | if( pma > 0x1C000000 ) // Remap 1Cxx .. 1Fxx region to P4
|
nkeynes@810 | 781 | pma |= 0xE0000000;
|
nkeynes@810 | 782 | return pma;
|
nkeynes@586 | 783 | }
|
nkeynes@586 | 784 | }
|
nkeynes@586 | 785 |
|
nkeynes@586 | 786 | /**
|
nkeynes@586 | 787 | * Update the icache for an untranslated address
|
nkeynes@586 | 788 | */
|
nkeynes@586 | 789 | void mmu_update_icache_phys( sh4addr_t addr )
|
nkeynes@586 | 790 | {
|
nkeynes@586 | 791 | if( (addr & 0x1C000000) == 0x0C000000 ) {
|
nkeynes@736 | 792 | /* Main ram */
|
nkeynes@736 | 793 | sh4_icache.page_vma = addr & 0xFF000000;
|
nkeynes@736 | 794 | sh4_icache.page_ppa = 0x0C000000;
|
nkeynes@736 | 795 | sh4_icache.mask = 0xFF000000;
|
nkeynes@736 | 796 | sh4_icache.page = sh4_main_ram;
|
nkeynes@586 | 797 | } else if( (addr & 0x1FE00000) == 0 ) {
|
nkeynes@736 | 798 | /* BIOS ROM */
|
nkeynes@736 | 799 | sh4_icache.page_vma = addr & 0xFFE00000;
|
nkeynes@736 | 800 | sh4_icache.page_ppa = 0;
|
nkeynes@736 | 801 | sh4_icache.mask = 0xFFE00000;
|
nkeynes@736 | 802 | sh4_icache.page = mem_get_region(0);
|
nkeynes@586 | 803 | } else {
|
nkeynes@736 | 804 | /* not supported */
|
nkeynes@736 | 805 | sh4_icache.page_vma = -1;
|
nkeynes@586 | 806 | }
|
nkeynes@586 | 807 | }
|
nkeynes@586 | 808 |
|
nkeynes@586 | 809 | /**
|
nkeynes@586 | 810 | * Update the sh4_icache structure to describe the page(s) containing the
|
nkeynes@586 | 811 | * given vma. If the address does not reference a RAM/ROM region, the icache
|
nkeynes@586 | 812 | * will be invalidated instead.
|
nkeynes@586 | 813 | * If AT is on, this method will raise TLB exceptions normally
|
nkeynes@586 | 814 | * (hence this method should only be used immediately prior to execution of
|
nkeynes@586 | 815 | * code), and otherwise will set the icache according to the matching TLB entry.
|
nkeynes@586 | 816 | * If AT is off, this method will set the entire referenced RAM/ROM region in
|
nkeynes@586 | 817 | * the icache.
|
nkeynes@586 | 818 | * @return TRUE if the update completed (successfully or otherwise), FALSE
|
nkeynes@586 | 819 | * if an exception was raised.
|
nkeynes@586 | 820 | */
|
nkeynes@586 | 821 | gboolean mmu_update_icache( sh4vma_t addr )
|
nkeynes@586 | 822 | {
|
nkeynes@586 | 823 | int entryNo;
|
nkeynes@586 | 824 | if( IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 825 | if( addr & 0x80000000 ) {
|
nkeynes@736 | 826 | if( addr < 0xC0000000 ) {
|
nkeynes@736 | 827 | /* P1, P2 and P4 regions are pass-through (no translation) */
|
nkeynes@736 | 828 | mmu_update_icache_phys(addr);
|
nkeynes@736 | 829 | return TRUE;
|
nkeynes@736 | 830 | } else if( addr >= 0xE0000000 && addr < 0xFFFFFF00 ) {
|
nkeynes@736 | 831 | MMU_READ_ADDR_ERROR();
|
nkeynes@736 | 832 | return FALSE;
|
nkeynes@736 | 833 | }
|
nkeynes@736 | 834 | }
|
nkeynes@586 | 835 |
|
nkeynes@736 | 836 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@736 | 837 | if( (mmucr & MMUCR_AT) == 0 ) {
|
nkeynes@736 | 838 | mmu_update_icache_phys(addr);
|
nkeynes@736 | 839 | return TRUE;
|
nkeynes@736 | 840 | }
|
nkeynes@736 | 841 |
|
nkeynes@826 | 842 | if( (mmucr & MMUCR_SV) == 0 )
|
nkeynes@807 | 843 | entryNo = mmu_itlb_lookup_vpn_asid( addr );
|
nkeynes@807 | 844 | else
|
nkeynes@807 | 845 | entryNo = mmu_itlb_lookup_vpn( addr );
|
nkeynes@586 | 846 | } else {
|
nkeynes@736 | 847 | if( addr & 0x80000000 ) {
|
nkeynes@736 | 848 | MMU_READ_ADDR_ERROR();
|
nkeynes@736 | 849 | return FALSE;
|
nkeynes@736 | 850 | }
|
nkeynes@586 | 851 |
|
nkeynes@736 | 852 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@736 | 853 | if( (mmucr & MMUCR_AT) == 0 ) {
|
nkeynes@736 | 854 | mmu_update_icache_phys(addr);
|
nkeynes@736 | 855 | return TRUE;
|
nkeynes@736 | 856 | }
|
nkeynes@736 | 857 |
|
nkeynes@807 | 858 | entryNo = mmu_itlb_lookup_vpn_asid( addr );
|
nkeynes@807 | 859 |
|
nkeynes@736 | 860 | if( entryNo != -1 && (mmu_itlb[entryNo].flags & TLB_USERMODE) == 0 ) {
|
nkeynes@736 | 861 | MMU_TLB_READ_PROT_ERROR(addr);
|
nkeynes@736 | 862 | return FALSE;
|
nkeynes@736 | 863 | }
|
nkeynes@586 | 864 | }
|
nkeynes@586 | 865 |
|
nkeynes@586 | 866 | switch(entryNo) {
|
nkeynes@586 | 867 | case -1:
|
nkeynes@736 | 868 | MMU_TLB_READ_MISS_ERROR(addr);
|
nkeynes@736 | 869 | return FALSE;
|
nkeynes@586 | 870 | case -2:
|
nkeynes@736 | 871 | MMU_TLB_MULTI_HIT_ERROR(addr);
|
nkeynes@736 | 872 | return FALSE;
|
nkeynes@586 | 873 | default:
|
nkeynes@736 | 874 | sh4_icache.page_ppa = mmu_itlb[entryNo].ppn & mmu_itlb[entryNo].mask;
|
nkeynes@736 | 875 | sh4_icache.page = mem_get_region( sh4_icache.page_ppa );
|
nkeynes@736 | 876 | if( sh4_icache.page == NULL ) {
|
nkeynes@736 | 877 | sh4_icache.page_vma = -1;
|
nkeynes@736 | 878 | } else {
|
nkeynes@736 | 879 | sh4_icache.page_vma = mmu_itlb[entryNo].vpn & mmu_itlb[entryNo].mask;
|
nkeynes@736 | 880 | sh4_icache.mask = mmu_itlb[entryNo].mask;
|
nkeynes@736 | 881 | }
|
nkeynes@736 | 882 | return TRUE;
|
nkeynes@586 | 883 | }
|
nkeynes@586 | 884 | }
|
nkeynes@586 | 885 |
|
nkeynes@597 | 886 | /**
|
nkeynes@826 | 887 | * Translate address for disassembly purposes (ie performs an instruction
|
nkeynes@597 | 888 | * lookup) - does not raise exceptions or modify any state, and ignores
|
nkeynes@597 | 889 | * protection bits. Returns the translated address, or MMU_VMA_ERROR
|
nkeynes@826 | 890 | * on translation failure.
|
nkeynes@597 | 891 | */
|
nkeynes@597 | 892 | sh4addr_t mmu_vma_to_phys_disasm( sh4vma_t vma )
|
nkeynes@597 | 893 | {
|
nkeynes@597 | 894 | if( vma & 0x80000000 ) {
|
nkeynes@736 | 895 | if( vma < 0xC0000000 ) {
|
nkeynes@736 | 896 | /* P1, P2 and P4 regions are pass-through (no translation) */
|
nkeynes@736 | 897 | return VMA_TO_EXT_ADDR(vma);
|
nkeynes@736 | 898 | } else if( vma >= 0xE0000000 && vma < 0xFFFFFF00 ) {
|
nkeynes@736 | 899 | /* Not translatable */
|
nkeynes@736 | 900 | return MMU_VMA_ERROR;
|
nkeynes@736 | 901 | }
|
nkeynes@597 | 902 | }
|
nkeynes@597 | 903 |
|
nkeynes@597 | 904 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@597 | 905 | if( (mmucr & MMUCR_AT) == 0 ) {
|
nkeynes@736 | 906 | return VMA_TO_EXT_ADDR(vma);
|
nkeynes@597 | 907 | }
|
nkeynes@736 | 908 |
|
nkeynes@597 | 909 | int entryNo = mmu_itlb_lookup_vpn( vma );
|
nkeynes@597 | 910 | if( entryNo == -2 ) {
|
nkeynes@736 | 911 | entryNo = mmu_itlb_lookup_vpn_asid( vma );
|
nkeynes@597 | 912 | }
|
nkeynes@597 | 913 | if( entryNo < 0 ) {
|
nkeynes@736 | 914 | return MMU_VMA_ERROR;
|
nkeynes@597 | 915 | } else {
|
nkeynes@826 | 916 | return (mmu_itlb[entryNo].ppn & mmu_itlb[entryNo].mask) |
|
nkeynes@826 | 917 | (vma & (~mmu_itlb[entryNo].mask));
|
nkeynes@597 | 918 | }
|
nkeynes@597 | 919 | }
|
nkeynes@597 | 920 |
|
nkeynes@586 | 921 | gboolean sh4_flush_store_queue( sh4addr_t addr )
|
nkeynes@586 | 922 | {
|
nkeynes@586 | 923 | uint32_t mmucr = MMIO_READ(MMU,MMUCR);
|
nkeynes@586 | 924 | int queue = (addr&0x20)>>2;
|
nkeynes@586 | 925 | sh4ptr_t src = (sh4ptr_t)&sh4r.store_queue[queue];
|
nkeynes@586 | 926 | sh4addr_t target;
|
nkeynes@586 | 927 | /* Store queue operation */
|
nkeynes@586 | 928 | if( mmucr & MMUCR_AT ) {
|
nkeynes@736 | 929 | int entryNo;
|
nkeynes@736 | 930 | if( ((mmucr & MMUCR_SV) == 0) || !IS_SH4_PRIVMODE() ) {
|
nkeynes@736 | 931 | entryNo = mmu_utlb_lookup_vpn_asid( addr );
|
nkeynes@736 | 932 | } else {
|
nkeynes@736 | 933 | entryNo = mmu_utlb_lookup_vpn( addr );
|
nkeynes@736 | 934 | }
|
nkeynes@736 | 935 | switch(entryNo) {
|
nkeynes@736 | 936 | case -1:
|
nkeynes@736 | 937 | MMU_TLB_WRITE_MISS_ERROR(addr);
|
nkeynes@736 | 938 | return FALSE;
|
nkeynes@736 | 939 | case -2:
|
nkeynes@736 | 940 | MMU_TLB_MULTI_HIT_ERROR(addr);
|
nkeynes@736 | 941 | return FALSE;
|
nkeynes@736 | 942 | default:
|
nkeynes@736 | 943 | if( IS_SH4_PRIVMODE() ? ((mmu_utlb[entryNo].flags & TLB_WRITABLE) == 0)
|
nkeynes@736 | 944 | : ((mmu_utlb[entryNo].flags & TLB_USERWRITABLE) != TLB_USERWRITABLE) ) {
|
nkeynes@736 | 945 | /* protection violation */
|
nkeynes@736 | 946 | MMU_TLB_WRITE_PROT_ERROR(addr);
|
nkeynes@736 | 947 | return FALSE;
|
nkeynes@736 | 948 | }
|
nkeynes@736 | 949 |
|
nkeynes@736 | 950 | if( (mmu_utlb[entryNo].flags & TLB_DIRTY) == 0 ) {
|
nkeynes@736 | 951 | MMU_TLB_INITIAL_WRITE_ERROR(addr);
|
nkeynes@736 | 952 | return FALSE;
|
nkeynes@736 | 953 | }
|
nkeynes@736 | 954 |
|
nkeynes@736 | 955 | /* finally generate the target address */
|
nkeynes@826 | 956 | target = ((mmu_utlb[entryNo].ppn & mmu_utlb[entryNo].mask) |
|
nkeynes@736 | 957 | (addr & (~mmu_utlb[entryNo].mask))) & 0xFFFFFFE0;
|
nkeynes@736 | 958 | }
|
nkeynes@586 | 959 | } else {
|
nkeynes@736 | 960 | uint32_t hi = (MMIO_READ( MMU, (queue == 0 ? QACR0 : QACR1) ) & 0x1C) << 24;
|
nkeynes@736 | 961 | target = (addr&0x03FFFFE0) | hi;
|
nkeynes@586 | 962 | }
|
nkeynes@586 | 963 | mem_copy_to_sh4( target, src, 32 );
|
nkeynes@586 | 964 | return TRUE;
|
nkeynes@586 | 965 | }
|
nkeynes@586 | 966 |
|
nkeynes@819 | 967 | /********************************* PMM *************************************/
|
nkeynes@819 | 968 |
|
nkeynes@819 | 969 | /**
|
nkeynes@819 | 970 | * Side note - this is here (rather than in sh4mmio.c) as the control registers
|
nkeynes@819 | 971 | * are part of the MMU block, and it seems simplest to keep it all together.
|
nkeynes@819 | 972 | */
|
nkeynes@819 | 973 |
|
nkeynes@819 | 974 | int32_t mmio_region_PMM_read( uint32_t reg )
|
nkeynes@819 | 975 | {
|
nkeynes@819 | 976 | return MMIO_READ( PMM, reg );
|
nkeynes@819 | 977 | }
|
nkeynes@819 | 978 |
|
nkeynes@819 | 979 | void mmio_region_PMM_write( uint32_t reg, uint32_t val )
|
nkeynes@819 | 980 | {
|
nkeynes@819 | 981 | /* Read-only */
|
nkeynes@819 | 982 | }
|