Search
lxdream.org :: lxdream/src/sh4/sh4core.in
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4core.in
changeset 587:739a3136f269
prev586:2a3ba82cf243
next617:476a717a54f3
author nkeynes
date Wed Jan 16 09:35:30 2008 +0000 (11 years ago)
permissions -rw-r--r--
last change Fix instruction side-effects in presence of exceptions
file annotate diff log raw
nkeynes@359
     1
/**
nkeynes@586
     2
 * $Id$
nkeynes@359
     3
 * 
nkeynes@359
     4
 * SH4 emulation core, and parent module for all the SH4 peripheral
nkeynes@359
     5
 * modules.
nkeynes@359
     6
 *
nkeynes@359
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@359
     8
 *
nkeynes@359
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@359
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@359
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@359
    12
 * (at your option) any later version.
nkeynes@359
    13
 *
nkeynes@359
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@359
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@359
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@359
    17
 * GNU General Public License for more details.
nkeynes@359
    18
 */
nkeynes@359
    19
nkeynes@359
    20
#define MODULE sh4_module
nkeynes@586
    21
#include <assert.h>
nkeynes@359
    22
#include <math.h>
nkeynes@359
    23
#include "dream.h"
nkeynes@430
    24
#include "dreamcast.h"
nkeynes@430
    25
#include "eventq.h"
nkeynes@430
    26
#include "mem.h"
nkeynes@430
    27
#include "clock.h"
nkeynes@430
    28
#include "syscall.h"
nkeynes@359
    29
#include "sh4/sh4core.h"
nkeynes@359
    30
#include "sh4/sh4mmio.h"
nkeynes@359
    31
#include "sh4/intc.h"
nkeynes@359
    32
nkeynes@359
    33
#define SH4_CALLTRACE 1
nkeynes@359
    34
nkeynes@359
    35
#define MAX_INT 0x7FFFFFFF
nkeynes@359
    36
#define MIN_INT 0x80000000
nkeynes@359
    37
#define MAX_INTF 2147483647.0
nkeynes@359
    38
#define MIN_INTF -2147483648.0
nkeynes@359
    39
nkeynes@359
    40
/********************** SH4 Module Definition ****************************/
nkeynes@359
    41
nkeynes@359
    42
uint32_t sh4_run_slice( uint32_t nanosecs ) 
nkeynes@359
    43
{
nkeynes@359
    44
    int i;
nkeynes@359
    45
    sh4r.slice_cycle = 0;
nkeynes@359
    46
nkeynes@359
    47
    if( sh4r.sh4_state != SH4_STATE_RUNNING ) {
nkeynes@359
    48
	if( sh4r.event_pending < nanosecs ) {
nkeynes@359
    49
	    sh4r.sh4_state = SH4_STATE_RUNNING;
nkeynes@359
    50
	    sh4r.slice_cycle = sh4r.event_pending;
nkeynes@359
    51
	}
nkeynes@359
    52
    }
nkeynes@359
    53
nkeynes@359
    54
    if( sh4_breakpoint_count == 0 ) {
nkeynes@359
    55
	for( ; sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    56
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    57
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    58
		    event_execute();
nkeynes@359
    59
		}
nkeynes@359
    60
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    61
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    62
		    sh4_accept_interrupt();
nkeynes@359
    63
		}
nkeynes@359
    64
	    }
nkeynes@359
    65
	    if( !sh4_execute_instruction() ) {
nkeynes@359
    66
		break;
nkeynes@359
    67
	    }
nkeynes@359
    68
	}
nkeynes@359
    69
    } else {
nkeynes@359
    70
	for( ;sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    71
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    72
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    73
		    event_execute();
nkeynes@359
    74
		}
nkeynes@359
    75
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    76
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    77
		    sh4_accept_interrupt();
nkeynes@359
    78
		}
nkeynes@359
    79
	    }
nkeynes@359
    80
                 
nkeynes@359
    81
	    if( !sh4_execute_instruction() )
nkeynes@359
    82
		break;
nkeynes@359
    83
#ifdef ENABLE_DEBUG_MODE
nkeynes@359
    84
	    for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@359
    85
		if( sh4_breakpoints[i].address == sh4r.pc ) {
nkeynes@359
    86
		    break;
nkeynes@359
    87
		}
nkeynes@359
    88
	    }
nkeynes@359
    89
	    if( i != sh4_breakpoint_count ) {
nkeynes@359
    90
		dreamcast_stop();
nkeynes@359
    91
		if( sh4_breakpoints[i].type == BREAK_ONESHOT )
nkeynes@359
    92
		    sh4_clear_breakpoint( sh4r.pc, BREAK_ONESHOT );
nkeynes@359
    93
		break;
nkeynes@359
    94
	    }
nkeynes@359
    95
#endif	
nkeynes@359
    96
	}
nkeynes@359
    97
    }
nkeynes@359
    98
nkeynes@359
    99
    /* If we aborted early, but the cpu is still technically running,
nkeynes@359
   100
     * we're doing a hard abort - cut the timeslice back to what we
nkeynes@359
   101
     * actually executed
nkeynes@359
   102
     */
nkeynes@359
   103
    if( sh4r.slice_cycle != nanosecs && sh4r.sh4_state == SH4_STATE_RUNNING ) {
nkeynes@359
   104
	nanosecs = sh4r.slice_cycle;
nkeynes@359
   105
    }
nkeynes@359
   106
    if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
nkeynes@359
   107
	TMU_run_slice( nanosecs );
nkeynes@359
   108
	SCIF_run_slice( nanosecs );
nkeynes@359
   109
    }
nkeynes@359
   110
    return nanosecs;
nkeynes@359
   111
}
nkeynes@359
   112
nkeynes@359
   113
/********************** SH4 emulation core  ****************************/
nkeynes@359
   114
nkeynes@359
   115
#define UNDEF(ir) return sh4_raise_slot_exception(EXC_ILLEGAL, EXC_SLOT_ILLEGAL)
nkeynes@359
   116
#define UNIMP(ir) do{ ERROR( "Halted on unimplemented instruction at %08x, opcode = %04x", sh4r.pc, ir ); dreamcast_stop(); return FALSE; }while(0)
nkeynes@359
   117
nkeynes@359
   118
#if(SH4_CALLTRACE == 1)
nkeynes@359
   119
#define MAX_CALLSTACK 32
nkeynes@359
   120
static struct call_stack {
nkeynes@359
   121
    sh4addr_t call_addr;
nkeynes@359
   122
    sh4addr_t target_addr;
nkeynes@359
   123
    sh4addr_t stack_pointer;
nkeynes@359
   124
} call_stack[MAX_CALLSTACK];
nkeynes@359
   125
nkeynes@359
   126
static int call_stack_depth = 0;
nkeynes@359
   127
int sh4_call_trace_on = 0;
nkeynes@359
   128
nkeynes@430
   129
static inline void trace_call( sh4addr_t source, sh4addr_t dest ) 
nkeynes@359
   130
{
nkeynes@359
   131
    if( call_stack_depth < MAX_CALLSTACK ) {
nkeynes@359
   132
	call_stack[call_stack_depth].call_addr = source;
nkeynes@359
   133
	call_stack[call_stack_depth].target_addr = dest;
nkeynes@359
   134
	call_stack[call_stack_depth].stack_pointer = sh4r.r[15];
nkeynes@359
   135
    }
nkeynes@359
   136
    call_stack_depth++;
nkeynes@359
   137
}
nkeynes@359
   138
nkeynes@430
   139
static inline void trace_return( sh4addr_t source, sh4addr_t dest )
nkeynes@359
   140
{
nkeynes@359
   141
    if( call_stack_depth > 0 ) {
nkeynes@359
   142
	call_stack_depth--;
nkeynes@359
   143
    }
nkeynes@359
   144
}
nkeynes@359
   145
nkeynes@359
   146
void fprint_stack_trace( FILE *f )
nkeynes@359
   147
{
nkeynes@359
   148
    int i = call_stack_depth -1;
nkeynes@359
   149
    if( i >= MAX_CALLSTACK )
nkeynes@359
   150
	i = MAX_CALLSTACK - 1;
nkeynes@359
   151
    for( ; i >= 0; i-- ) {
nkeynes@359
   152
	fprintf( f, "%d. Call from %08X => %08X, SP=%08X\n", 
nkeynes@359
   153
		 (call_stack_depth - i), call_stack[i].call_addr,
nkeynes@359
   154
		 call_stack[i].target_addr, call_stack[i].stack_pointer );
nkeynes@359
   155
    }
nkeynes@359
   156
}
nkeynes@359
   157
nkeynes@359
   158
#define TRACE_CALL( source, dest ) trace_call(source, dest)
nkeynes@359
   159
#define TRACE_RETURN( source, dest ) trace_return(source, dest)
nkeynes@359
   160
#else
nkeynes@359
   161
#define TRACE_CALL( dest, rts ) 
nkeynes@359
   162
#define TRACE_RETURN( source, dest )
nkeynes@359
   163
#endif
nkeynes@359
   164
nkeynes@586
   165
#define MEM_READ_BYTE( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_byte(memtmp); }
nkeynes@586
   166
#define MEM_READ_WORD( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_word(memtmp); }
nkeynes@586
   167
#define MEM_READ_LONG( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_long(memtmp); }
nkeynes@586
   168
#define MEM_WRITE_BYTE( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_byte(memtmp, val); }
nkeynes@586
   169
#define MEM_WRITE_WORD( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_word(memtmp, val); }
nkeynes@586
   170
#define MEM_WRITE_LONG( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_long(memtmp, val); }
nkeynes@359
   171
nkeynes@359
   172
#define FP_WIDTH (IS_FPU_DOUBLESIZE() ? 8 : 4)
nkeynes@359
   173
nkeynes@359
   174
#define MEM_FP_READ( addr, reg ) sh4_read_float( addr, reg );
nkeynes@359
   175
#define MEM_FP_WRITE( addr, reg ) sh4_write_float( addr, reg );
nkeynes@359
   176
nkeynes@359
   177
#define CHECKPRIV() if( !IS_SH4_PRIVMODE() ) return sh4_raise_slot_exception( EXC_ILLEGAL, EXC_SLOT_ILLEGAL )
nkeynes@367
   178
#define CHECKRALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   179
#define CHECKRALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   180
#define CHECKWALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@367
   181
#define CHECKWALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@359
   182
nkeynes@367
   183
#define CHECKFPUEN() if( !IS_FPU_ENABLED() ) { if( ir == 0xFFFD ) { UNDEF(ir); } else { return sh4_raise_slot_exception( EXC_FPU_DISABLED, EXC_SLOT_FPU_DISABLED ); } }
nkeynes@359
   184
#define CHECKDEST(p) if( (p) == 0 ) { ERROR( "%08X: Branch/jump to NULL, CPU halted", sh4r.pc ); dreamcast_stop(); return FALSE; }
nkeynes@359
   185
#define CHECKSLOTILLEGAL() if(sh4r.in_delay_slot) return sh4_raise_exception(EXC_SLOT_ILLEGAL)
nkeynes@359
   186
nkeynes@359
   187
static void sh4_write_float( uint32_t addr, int reg )
nkeynes@359
   188
{
nkeynes@359
   189
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   190
	if( reg & 1 ) {
nkeynes@359
   191
	    sh4_write_long( addr, *((uint32_t *)&XF((reg)&0x0E)) );
nkeynes@359
   192
	    sh4_write_long( addr+4, *((uint32_t *)&XF(reg)) );
nkeynes@359
   193
	} else {
nkeynes@359
   194
	    sh4_write_long( addr, *((uint32_t *)&FR(reg)) ); 
nkeynes@359
   195
	    sh4_write_long( addr+4, *((uint32_t *)&FR((reg)|0x01)) );
nkeynes@359
   196
	}
nkeynes@359
   197
    } else {
nkeynes@359
   198
	sh4_write_long( addr, *((uint32_t *)&FR((reg))) );
nkeynes@359
   199
    }
nkeynes@359
   200
}
nkeynes@359
   201
nkeynes@359
   202
static void sh4_read_float( uint32_t addr, int reg )
nkeynes@359
   203
{
nkeynes@359
   204
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   205
	if( reg & 1 ) {
nkeynes@359
   206
	    *((uint32_t *)&XF((reg) & 0x0E)) = sh4_read_long(addr);
nkeynes@359
   207
	    *((uint32_t *)&XF(reg)) = sh4_read_long(addr+4);
nkeynes@359
   208
	} else {
nkeynes@359
   209
	    *((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   210
	    *((uint32_t *)&FR((reg) | 0x01)) = sh4_read_long(addr+4);
nkeynes@359
   211
	}
nkeynes@359
   212
    } else {
nkeynes@359
   213
	*((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   214
    }
nkeynes@359
   215
}
nkeynes@359
   216
nkeynes@359
   217
gboolean sh4_execute_instruction( void )
nkeynes@359
   218
{
nkeynes@359
   219
    uint32_t pc;
nkeynes@359
   220
    unsigned short ir;
nkeynes@359
   221
    uint32_t tmp;
nkeynes@359
   222
    float ftmp;
nkeynes@359
   223
    double dtmp;
nkeynes@586
   224
    int64_t memtmp; // temporary holder for memory reads
nkeynes@359
   225
    
nkeynes@359
   226
#define R0 sh4r.r[0]
nkeynes@359
   227
    pc = sh4r.pc;
nkeynes@359
   228
    if( pc > 0xFFFFFF00 ) {
nkeynes@359
   229
	/* SYSCALL Magic */
nkeynes@359
   230
	syscall_invoke( pc );
nkeynes@359
   231
	sh4r.in_delay_slot = 0;
nkeynes@359
   232
	pc = sh4r.pc = sh4r.pr;
nkeynes@359
   233
	sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   234
    }
nkeynes@359
   235
    CHECKRALIGN16(pc);
nkeynes@359
   236
nkeynes@359
   237
    /* Read instruction */
nkeynes@586
   238
    if( !IS_IN_ICACHE(pc) ) {
nkeynes@586
   239
	if( !mmu_update_icache(pc) ) {
nkeynes@586
   240
	    // Fault - look for the fault handler
nkeynes@586
   241
	    if( !mmu_update_icache(sh4r.pc) ) {
nkeynes@586
   242
		// double fault - halt
nkeynes@586
   243
		ERROR( "Double fault - halting" );
nkeynes@586
   244
		dreamcast_stop();
nkeynes@586
   245
		return FALSE;
nkeynes@586
   246
	    }
nkeynes@359
   247
	}
nkeynes@586
   248
	pc = sh4r.pc;
nkeynes@359
   249
    }
nkeynes@586
   250
    assert( IS_IN_ICACHE(pc) );
nkeynes@586
   251
    ir = *(uint16_t *)GET_ICACHE_PTR(sh4r.pc);
nkeynes@359
   252
%%
nkeynes@359
   253
AND Rm, Rn {: sh4r.r[Rn] &= sh4r.r[Rm]; :}
nkeynes@359
   254
AND #imm, R0 {: R0 &= imm; :}
nkeynes@586
   255
 AND.B #imm, @(R0, GBR) {: MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm & tmp ); :}
nkeynes@359
   256
NOT Rm, Rn {: sh4r.r[Rn] = ~sh4r.r[Rm]; :}
nkeynes@359
   257
OR Rm, Rn {: sh4r.r[Rn] |= sh4r.r[Rm]; :}
nkeynes@359
   258
OR #imm, R0  {: R0 |= imm; :}
nkeynes@586
   259
 OR.B #imm, @(R0, GBR) {: MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm | tmp ); :}
nkeynes@359
   260
TAS.B @Rn {:
nkeynes@586
   261
    MEM_READ_BYTE( sh4r.r[Rn], tmp );
nkeynes@359
   262
    sh4r.t = ( tmp == 0 ? 1 : 0 );
nkeynes@359
   263
    MEM_WRITE_BYTE( sh4r.r[Rn], tmp | 0x80 );
nkeynes@359
   264
:}
nkeynes@359
   265
TST Rm, Rn {: sh4r.t = (sh4r.r[Rn]&sh4r.r[Rm] ? 0 : 1); :}
nkeynes@359
   266
TST #imm, R0 {: sh4r.t = (R0 & imm ? 0 : 1); :}
nkeynes@586
   267
 TST.B #imm, @(R0, GBR) {: MEM_READ_BYTE(R0+sh4r.gbr, tmp); sh4r.t = ( tmp & imm ? 0 : 1 ); :}
nkeynes@359
   268
XOR Rm, Rn {: sh4r.r[Rn] ^= sh4r.r[Rm]; :}
nkeynes@359
   269
XOR #imm, R0 {: R0 ^= imm; :}
nkeynes@586
   270
 XOR.B #imm, @(R0, GBR) {: MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm ^ tmp ); :}
nkeynes@359
   271
XTRCT Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rn]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   272
nkeynes@359
   273
ROTL Rn {:
nkeynes@359
   274
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   275
    sh4r.r[Rn] <<= 1;
nkeynes@359
   276
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   277
:}
nkeynes@359
   278
ROTR Rn {:
nkeynes@359
   279
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   280
    sh4r.r[Rn] >>= 1;
nkeynes@359
   281
    sh4r.r[Rn] |= (sh4r.t << 31);
nkeynes@359
   282
:}
nkeynes@359
   283
ROTCL Rn {:
nkeynes@359
   284
    tmp = sh4r.r[Rn] >> 31;
nkeynes@359
   285
    sh4r.r[Rn] <<= 1;
nkeynes@359
   286
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   287
    sh4r.t = tmp;
nkeynes@359
   288
:}
nkeynes@359
   289
ROTCR Rn {:
nkeynes@359
   290
    tmp = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   291
    sh4r.r[Rn] >>= 1;
nkeynes@359
   292
    sh4r.r[Rn] |= (sh4r.t << 31 );
nkeynes@359
   293
    sh4r.t = tmp;
nkeynes@359
   294
:}
nkeynes@359
   295
SHAD Rm, Rn {:
nkeynes@359
   296
    tmp = sh4r.r[Rm];
nkeynes@359
   297
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   298
    else if( (tmp & 0x1F) == 0 )  
nkeynes@359
   299
        sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 31;
nkeynes@359
   300
    else 
nkeynes@359
   301
	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> (((~sh4r.r[Rm]) & 0x1F)+1);
nkeynes@359
   302
:}
nkeynes@359
   303
SHLD Rm, Rn {:
nkeynes@359
   304
    tmp = sh4r.r[Rm];
nkeynes@359
   305
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   306
    else if( (tmp & 0x1F) == 0 ) sh4r.r[Rn] = 0;
nkeynes@359
   307
    else sh4r.r[Rn] >>= (((~tmp) & 0x1F)+1);
nkeynes@359
   308
:}
nkeynes@359
   309
SHAL Rn {:
nkeynes@359
   310
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   311
    sh4r.r[Rn] <<= 1;
nkeynes@359
   312
:}
nkeynes@359
   313
SHAR Rn {:
nkeynes@359
   314
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   315
    sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 1;
nkeynes@359
   316
:}
nkeynes@359
   317
SHLL Rn {: sh4r.t = sh4r.r[Rn] >> 31; sh4r.r[Rn] <<= 1; :}
nkeynes@359
   318
SHLR Rn {: sh4r.t = sh4r.r[Rn] & 0x00000001; sh4r.r[Rn] >>= 1; :}
nkeynes@359
   319
SHLL2 Rn {: sh4r.r[Rn] <<= 2; :}
nkeynes@359
   320
SHLR2 Rn {: sh4r.r[Rn] >>= 2; :}
nkeynes@359
   321
SHLL8 Rn {: sh4r.r[Rn] <<= 8; :}
nkeynes@359
   322
SHLR8 Rn {: sh4r.r[Rn] >>= 8; :}
nkeynes@359
   323
SHLL16 Rn {: sh4r.r[Rn] <<= 16; :}
nkeynes@359
   324
SHLR16 Rn {: sh4r.r[Rn] >>= 16; :}
nkeynes@359
   325
nkeynes@359
   326
EXTU.B Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x000000FF; :}
nkeynes@359
   327
EXTU.W Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x0000FFFF; :}
nkeynes@359
   328
EXTS.B Rm, Rn {: sh4r.r[Rn] = SIGNEXT8( sh4r.r[Rm]&0x000000FF ); :}
nkeynes@359
   329
EXTS.W Rm, Rn {: sh4r.r[Rn] = SIGNEXT16( sh4r.r[Rm]&0x0000FFFF ); :}
nkeynes@359
   330
SWAP.B Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]&0xFFFF0000) | ((sh4r.r[Rm]&0x0000FF00)>>8) | ((sh4r.r[Rm]&0x000000FF)<<8); :}
nkeynes@359
   331
SWAP.W Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   332
nkeynes@359
   333
CLRT {: sh4r.t = 0; :}
nkeynes@359
   334
SETT {: sh4r.t = 1; :}
nkeynes@359
   335
CLRMAC {: sh4r.mac = 0; :}
nkeynes@550
   336
LDTLB {: MMU_ldtlb(); :}
nkeynes@359
   337
CLRS {: sh4r.s = 0; :}
nkeynes@359
   338
SETS {: sh4r.s = 1; :}
nkeynes@359
   339
MOVT Rn {: sh4r.r[Rn] = sh4r.t; :}
nkeynes@359
   340
NOP {: /* NOP */ :}
nkeynes@359
   341
nkeynes@359
   342
PREF @Rn {:
nkeynes@359
   343
     tmp = sh4r.r[Rn];
nkeynes@359
   344
     if( (tmp & 0xFC000000) == 0xE0000000 ) {
nkeynes@369
   345
	 sh4_flush_store_queue(tmp);
nkeynes@359
   346
     }
nkeynes@359
   347
:}
nkeynes@359
   348
OCBI @Rn {: :}
nkeynes@359
   349
OCBP @Rn {: :}
nkeynes@359
   350
OCBWB @Rn {: :}
nkeynes@359
   351
MOVCA.L R0, @Rn {:
nkeynes@359
   352
    tmp = sh4r.r[Rn];
nkeynes@359
   353
    CHECKWALIGN32(tmp);
nkeynes@359
   354
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   355
:}
nkeynes@359
   356
MOV.B Rm, @(R0, Rn) {: MEM_WRITE_BYTE( R0 + sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   357
MOV.W Rm, @(R0, Rn) {: 
nkeynes@359
   358
    CHECKWALIGN16( R0 + sh4r.r[Rn] );
nkeynes@359
   359
    MEM_WRITE_WORD( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   360
:}
nkeynes@359
   361
MOV.L Rm, @(R0, Rn) {:
nkeynes@359
   362
    CHECKWALIGN32( R0 + sh4r.r[Rn] );
nkeynes@359
   363
    MEM_WRITE_LONG( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   364
:}
nkeynes@586
   365
MOV.B @(R0, Rm), Rn {: MEM_READ_BYTE( R0 + sh4r.r[Rm], sh4r.r[Rn] ); :}
nkeynes@359
   366
MOV.W @(R0, Rm), Rn {: CHECKRALIGN16( R0 + sh4r.r[Rm] );
nkeynes@586
   367
    MEM_READ_WORD( R0 + sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359
   368
:}
nkeynes@359
   369
MOV.L @(R0, Rm), Rn {: CHECKRALIGN32( R0 + sh4r.r[Rm] );
nkeynes@586
   370
    MEM_READ_LONG( R0 + sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359
   371
:}
nkeynes@359
   372
MOV.L Rm, @(disp, Rn) {:
nkeynes@359
   373
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   374
    CHECKWALIGN32( tmp );
nkeynes@359
   375
    MEM_WRITE_LONG( tmp, sh4r.r[Rm] );
nkeynes@359
   376
:}
nkeynes@359
   377
MOV.B Rm, @Rn {: MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   378
MOV.W Rm, @Rn {: CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   379
MOV.L Rm, @Rn {: CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@587
   380
 MOV.B Rm, @-Rn {: MEM_WRITE_BYTE( sh4r.r[Rn]-1, sh4r.r[Rm] ); sh4r.r[Rn]--; :}
nkeynes@587
   381
 MOV.W Rm, @-Rn {: CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn]-2, sh4r.r[Rm] ); sh4r.r[Rn] -= 2; :}
nkeynes@587
   382
 MOV.L Rm, @-Rn {: CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.r[Rm] ); sh4r.r[Rn] -= 4; :}
nkeynes@359
   383
MOV.L @(disp, Rm), Rn {:
nkeynes@359
   384
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   385
    CHECKRALIGN32( tmp );
nkeynes@586
   386
    MEM_READ_LONG( tmp, sh4r.r[Rn] );
nkeynes@359
   387
:}
nkeynes@586
   388
MOV.B @Rm, Rn {: MEM_READ_BYTE( sh4r.r[Rm], sh4r.r[Rn] ); :}
nkeynes@586
   389
 MOV.W @Rm, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); MEM_READ_WORD( sh4r.r[Rm], sh4r.r[Rn] ); :}
nkeynes@586
   390
 MOV.L @Rm, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); MEM_READ_LONG( sh4r.r[Rm], sh4r.r[Rn] ); :}
nkeynes@359
   391
MOV Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]; :}
nkeynes@586
   392
 MOV.B @Rm+, Rn {: MEM_READ_BYTE( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] ++; :}
nkeynes@586
   393
 MOV.W @Rm+, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); MEM_READ_WORD( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] += 2; :}
nkeynes@586
   394
 MOV.L @Rm+, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); MEM_READ_LONG( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] += 4; :}
nkeynes@359
   395
MOV.L @(disp, PC), Rn {:
nkeynes@359
   396
    CHECKSLOTILLEGAL();
nkeynes@359
   397
    tmp = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@586
   398
    MEM_READ_LONG( tmp, sh4r.r[Rn] );
nkeynes@359
   399
:}
nkeynes@359
   400
MOV.B R0, @(disp, GBR) {: MEM_WRITE_BYTE( sh4r.gbr + disp, R0 ); :}
nkeynes@359
   401
MOV.W R0, @(disp, GBR) {:
nkeynes@359
   402
    tmp = sh4r.gbr + disp;
nkeynes@359
   403
    CHECKWALIGN16( tmp );
nkeynes@359
   404
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   405
:}
nkeynes@359
   406
MOV.L R0, @(disp, GBR) {:
nkeynes@359
   407
    tmp = sh4r.gbr + disp;
nkeynes@359
   408
    CHECKWALIGN32( tmp );
nkeynes@359
   409
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   410
:}
nkeynes@586
   411
 MOV.B @(disp, GBR), R0 {: MEM_READ_BYTE( sh4r.gbr + disp, R0 ); :}
nkeynes@359
   412
MOV.W @(disp, GBR), R0 {: 
nkeynes@359
   413
    tmp = sh4r.gbr + disp;
nkeynes@359
   414
    CHECKRALIGN16( tmp );
nkeynes@586
   415
    MEM_READ_WORD( tmp, R0 );
nkeynes@359
   416
:}
nkeynes@359
   417
MOV.L @(disp, GBR), R0 {:
nkeynes@359
   418
    tmp = sh4r.gbr + disp;
nkeynes@359
   419
    CHECKRALIGN32( tmp );
nkeynes@586
   420
    MEM_READ_LONG( tmp, R0 );
nkeynes@359
   421
:}
nkeynes@359
   422
MOV.B R0, @(disp, Rn) {: MEM_WRITE_BYTE( sh4r.r[Rn] + disp, R0 ); :}
nkeynes@359
   423
MOV.W R0, @(disp, Rn) {: 
nkeynes@359
   424
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   425
    CHECKWALIGN16( tmp );
nkeynes@359
   426
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   427
:}
nkeynes@586
   428
 MOV.B @(disp, Rm), R0 {: MEM_READ_BYTE( sh4r.r[Rm] + disp, R0 ); :}
nkeynes@359
   429
MOV.W @(disp, Rm), R0 {: 
nkeynes@359
   430
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   431
    CHECKRALIGN16( tmp );
nkeynes@586
   432
    MEM_READ_WORD( tmp, R0 );
nkeynes@359
   433
:}
nkeynes@359
   434
MOV.W @(disp, PC), Rn {:
nkeynes@359
   435
    CHECKSLOTILLEGAL();
nkeynes@359
   436
    tmp = pc + 4 + disp;
nkeynes@586
   437
    MEM_READ_WORD( tmp, sh4r.r[Rn] );
nkeynes@359
   438
:}
nkeynes@359
   439
MOVA @(disp, PC), R0 {:
nkeynes@359
   440
    CHECKSLOTILLEGAL();
nkeynes@359
   441
    R0 = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359
   442
:}
nkeynes@359
   443
MOV #imm, Rn {:  sh4r.r[Rn] = imm; :}
nkeynes@359
   444
nkeynes@359
   445
CMP/EQ #imm, R0 {: sh4r.t = ( R0 == imm ? 1 : 0 ); :}
nkeynes@359
   446
CMP/EQ Rm, Rn {: sh4r.t = ( sh4r.r[Rm] == sh4r.r[Rn] ? 1 : 0 ); :}
nkeynes@359
   447
CMP/GE Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   448
CMP/GT Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   449
CMP/HI Rm, Rn {: sh4r.t = ( sh4r.r[Rn] > sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   450
CMP/HS Rm, Rn {: sh4r.t = ( sh4r.r[Rn] >= sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   451
CMP/PL Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > 0 ? 1 : 0 ); :}
nkeynes@359
   452
CMP/PZ Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= 0 ? 1 : 0 ); :}
nkeynes@359
   453
CMP/STR Rm, Rn {: 
nkeynes@359
   454
    /* set T = 1 if any byte in RM & RN is the same */
nkeynes@359
   455
    tmp = sh4r.r[Rm] ^ sh4r.r[Rn];
nkeynes@359
   456
    sh4r.t = ((tmp&0x000000FF)==0 || (tmp&0x0000FF00)==0 ||
nkeynes@359
   457
             (tmp&0x00FF0000)==0 || (tmp&0xFF000000)==0)?1:0;
nkeynes@359
   458
:}
nkeynes@359
   459
nkeynes@359
   460
ADD Rm, Rn {: sh4r.r[Rn] += sh4r.r[Rm]; :}
nkeynes@359
   461
ADD #imm, Rn {: sh4r.r[Rn] += imm; :}
nkeynes@359
   462
ADDC Rm, Rn {:
nkeynes@359
   463
    tmp = sh4r.r[Rn];
nkeynes@359
   464
    sh4r.r[Rn] += sh4r.r[Rm] + sh4r.t;
nkeynes@359
   465
    sh4r.t = ( sh4r.r[Rn] < tmp || (sh4r.r[Rn] == tmp && sh4r.t != 0) ? 1 : 0 );
nkeynes@359
   466
:}
nkeynes@359
   467
ADDV Rm, Rn {:
nkeynes@359
   468
    tmp = sh4r.r[Rn] + sh4r.r[Rm];
nkeynes@359
   469
    sh4r.t = ( (sh4r.r[Rn]>>31) == (sh4r.r[Rm]>>31) && ((sh4r.r[Rn]>>31) != (tmp>>31)) );
nkeynes@359
   470
    sh4r.r[Rn] = tmp;
nkeynes@359
   471
:}
nkeynes@359
   472
DIV0U {: sh4r.m = sh4r.q = sh4r.t = 0; :}
nkeynes@359
   473
DIV0S Rm, Rn {: 
nkeynes@359
   474
    sh4r.q = sh4r.r[Rn]>>31;
nkeynes@359
   475
    sh4r.m = sh4r.r[Rm]>>31;
nkeynes@359
   476
    sh4r.t = sh4r.q ^ sh4r.m;
nkeynes@359
   477
:}
nkeynes@359
   478
DIV1 Rm, Rn {:
nkeynes@384
   479
    /* This is derived from the sh4 manual with some simplifications */
nkeynes@359
   480
    uint32_t tmp0, tmp1, tmp2, dir;
nkeynes@359
   481
nkeynes@359
   482
    dir = sh4r.q ^ sh4r.m;
nkeynes@359
   483
    sh4r.q = (sh4r.r[Rn] >> 31);
nkeynes@359
   484
    tmp2 = sh4r.r[Rm];
nkeynes@359
   485
    sh4r.r[Rn] = (sh4r.r[Rn] << 1) | sh4r.t;
nkeynes@359
   486
    tmp0 = sh4r.r[Rn];
nkeynes@359
   487
    if( dir ) {
nkeynes@359
   488
         sh4r.r[Rn] += tmp2;
nkeynes@359
   489
         tmp1 = (sh4r.r[Rn]<tmp0 ? 1 : 0 );
nkeynes@359
   490
    } else {
nkeynes@359
   491
         sh4r.r[Rn] -= tmp2;
nkeynes@359
   492
         tmp1 = (sh4r.r[Rn]>tmp0 ? 1 : 0 );
nkeynes@359
   493
    }
nkeynes@359
   494
    sh4r.q ^= sh4r.m ^ tmp1;
nkeynes@359
   495
    sh4r.t = ( sh4r.q == sh4r.m ? 1 : 0 );
nkeynes@359
   496
:}
nkeynes@359
   497
DMULS.L Rm, Rn {: sh4r.mac = SIGNEXT32(sh4r.r[Rm]) * SIGNEXT32(sh4r.r[Rn]); :}
nkeynes@359
   498
DMULU.L Rm, Rn {: sh4r.mac = ((uint64_t)sh4r.r[Rm]) * ((uint64_t)sh4r.r[Rn]); :}
nkeynes@359
   499
DT Rn {:
nkeynes@359
   500
    sh4r.r[Rn] --;
nkeynes@359
   501
    sh4r.t = ( sh4r.r[Rn] == 0 ? 1 : 0 );
nkeynes@359
   502
:}
nkeynes@359
   503
MAC.W @Rm+, @Rn+ {:
nkeynes@587
   504
    int32_t stmp;
nkeynes@587
   505
    if( Rm == Rn ) {
nkeynes@587
   506
	CHECKRALIGN16(sh4r.r[Rn]);
nkeynes@587
   507
	MEM_READ_WORD( sh4r.r[Rn], tmp );
nkeynes@587
   508
	stmp = SIGNEXT16(tmp);
nkeynes@587
   509
	MEM_READ_WORD( sh4r.r[Rn]+2, tmp );
nkeynes@587
   510
	stmp *= SIGNEXT16(tmp);
nkeynes@587
   511
	sh4r.r[Rn] += 4;
nkeynes@587
   512
    } else {
nkeynes@587
   513
	CHECKRALIGN16( sh4r.r[Rn] );
nkeynes@587
   514
	CHECKRALIGN16( sh4r.r[Rm] );
nkeynes@587
   515
	MEM_READ_WORD(sh4r.r[Rn], tmp);
nkeynes@587
   516
	stmp = SIGNEXT16(tmp);
nkeynes@587
   517
	MEM_READ_WORD(sh4r.r[Rm], tmp);
nkeynes@587
   518
	stmp = stmp * SIGNEXT16(tmp);
nkeynes@587
   519
	sh4r.r[Rn] += 2;
nkeynes@587
   520
	sh4r.r[Rm] += 2;
nkeynes@587
   521
    }
nkeynes@359
   522
    if( sh4r.s ) {
nkeynes@359
   523
	int64_t tmpl = (int64_t)((int32_t)sh4r.mac) + (int64_t)stmp;
nkeynes@359
   524
	if( tmpl > (int64_t)0x000000007FFFFFFFLL ) {
nkeynes@359
   525
	    sh4r.mac = 0x000000017FFFFFFFLL;
nkeynes@359
   526
	} else if( tmpl < (int64_t)0xFFFFFFFF80000000LL ) {
nkeynes@359
   527
	    sh4r.mac = 0x0000000180000000LL;
nkeynes@359
   528
	} else {
nkeynes@359
   529
	    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   530
		((uint32_t)(sh4r.mac + stmp));
nkeynes@359
   531
	}
nkeynes@359
   532
    } else {
nkeynes@359
   533
	sh4r.mac += SIGNEXT32(stmp);
nkeynes@359
   534
    }
nkeynes@359
   535
:}
nkeynes@359
   536
MAC.L @Rm+, @Rn+ {:
nkeynes@587
   537
    int64_t tmpl;
nkeynes@587
   538
    if( Rm == Rn ) {
nkeynes@587
   539
	CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@587
   540
	MEM_READ_LONG(sh4r.r[Rn], tmp);
nkeynes@587
   541
	tmpl = SIGNEXT32(tmp);
nkeynes@587
   542
	MEM_READ_LONG(sh4r.r[Rn]+4, tmp);
nkeynes@587
   543
	tmpl = tmpl * SIGNEXT32(tmp) + sh4r.mac;
nkeynes@587
   544
	sh4r.r[Rn] += 8;
nkeynes@587
   545
    } else {
nkeynes@587
   546
	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@587
   547
	CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@587
   548
	MEM_READ_LONG(sh4r.r[Rn], tmp);
nkeynes@587
   549
	tmpl = SIGNEXT32(tmp);
nkeynes@587
   550
	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@587
   551
	tmpl = tmpl * SIGNEXT32(tmp) + sh4r.mac;
nkeynes@587
   552
	sh4r.r[Rn] += 4;
nkeynes@587
   553
	sh4r.r[Rm] += 4;
nkeynes@587
   554
    }
nkeynes@359
   555
    if( sh4r.s ) {
nkeynes@359
   556
        /* 48-bit Saturation. Yuch */
nkeynes@359
   557
        if( tmpl < (int64_t)0xFFFF800000000000LL )
nkeynes@359
   558
            tmpl = 0xFFFF800000000000LL;
nkeynes@359
   559
        else if( tmpl > (int64_t)0x00007FFFFFFFFFFFLL )
nkeynes@359
   560
            tmpl = 0x00007FFFFFFFFFFFLL;
nkeynes@359
   561
    }
nkeynes@359
   562
    sh4r.mac = tmpl;
nkeynes@359
   563
:}
nkeynes@359
   564
MUL.L Rm, Rn {: sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   565
                        (sh4r.r[Rm] * sh4r.r[Rn]); :}
nkeynes@359
   566
MULU.W Rm, Rn {:
nkeynes@359
   567
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   568
               (uint32_t)((sh4r.r[Rm]&0xFFFF) * (sh4r.r[Rn]&0xFFFF));
nkeynes@359
   569
:}
nkeynes@359
   570
MULS.W Rm, Rn {:
nkeynes@359
   571
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   572
               (uint32_t)(SIGNEXT32(sh4r.r[Rm]&0xFFFF) * SIGNEXT32(sh4r.r[Rn]&0xFFFF));
nkeynes@359
   573
:}
nkeynes@359
   574
NEGC Rm, Rn {:
nkeynes@359
   575
    tmp = 0 - sh4r.r[Rm];
nkeynes@359
   576
    sh4r.r[Rn] = tmp - sh4r.t;
nkeynes@359
   577
    sh4r.t = ( 0<tmp || tmp<sh4r.r[Rn] ? 1 : 0 );
nkeynes@359
   578
:}
nkeynes@359
   579
NEG Rm, Rn {: sh4r.r[Rn] = 0 - sh4r.r[Rm]; :}
nkeynes@359
   580
SUB Rm, Rn {: sh4r.r[Rn] -= sh4r.r[Rm]; :}
nkeynes@359
   581
SUBC Rm, Rn {: 
nkeynes@359
   582
    tmp = sh4r.r[Rn];
nkeynes@359
   583
    sh4r.r[Rn] = sh4r.r[Rn] - sh4r.r[Rm] - sh4r.t;
nkeynes@359
   584
    sh4r.t = (sh4r.r[Rn] > tmp || (sh4r.r[Rn] == tmp && sh4r.t == 1));
nkeynes@359
   585
:}
nkeynes@359
   586
nkeynes@359
   587
BRAF Rn {:
nkeynes@359
   588
     CHECKSLOTILLEGAL();
nkeynes@359
   589
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   590
     sh4r.in_delay_slot = 1;
nkeynes@359
   591
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   592
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   593
     return TRUE;
nkeynes@359
   594
:}
nkeynes@359
   595
BSRF Rn {:
nkeynes@359
   596
     CHECKSLOTILLEGAL();
nkeynes@359
   597
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   598
     sh4r.in_delay_slot = 1;
nkeynes@359
   599
     sh4r.pr = sh4r.pc + 4;
nkeynes@359
   600
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   601
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   602
     TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   603
     return TRUE;
nkeynes@359
   604
:}
nkeynes@359
   605
BT disp {:
nkeynes@359
   606
    CHECKSLOTILLEGAL();
nkeynes@359
   607
    if( sh4r.t ) {
nkeynes@359
   608
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   609
        sh4r.pc += disp + 4;
nkeynes@359
   610
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   611
        return TRUE;
nkeynes@359
   612
    }
nkeynes@359
   613
:}
nkeynes@359
   614
BF disp {:
nkeynes@359
   615
    CHECKSLOTILLEGAL();
nkeynes@359
   616
    if( !sh4r.t ) {
nkeynes@359
   617
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   618
        sh4r.pc += disp + 4;
nkeynes@359
   619
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   620
        return TRUE;
nkeynes@359
   621
    }
nkeynes@359
   622
:}
nkeynes@359
   623
BT/S disp {:
nkeynes@359
   624
    CHECKSLOTILLEGAL();
nkeynes@359
   625
    if( sh4r.t ) {
nkeynes@359
   626
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   627
        sh4r.in_delay_slot = 1;
nkeynes@359
   628
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   629
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   630
        sh4r.in_delay_slot = 1;
nkeynes@359
   631
        return TRUE;
nkeynes@359
   632
    }
nkeynes@359
   633
:}
nkeynes@359
   634
BF/S disp {:
nkeynes@359
   635
    CHECKSLOTILLEGAL();
nkeynes@359
   636
    if( !sh4r.t ) {
nkeynes@359
   637
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   638
        sh4r.in_delay_slot = 1;
nkeynes@359
   639
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   640
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   641
        return TRUE;
nkeynes@359
   642
    }
nkeynes@359
   643
:}
nkeynes@359
   644
BRA disp {:
nkeynes@359
   645
    CHECKSLOTILLEGAL();
nkeynes@359
   646
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   647
    sh4r.in_delay_slot = 1;
nkeynes@359
   648
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   649
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   650
    return TRUE;
nkeynes@359
   651
:}
nkeynes@359
   652
BSR disp {:
nkeynes@359
   653
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   654
    CHECKSLOTILLEGAL();
nkeynes@359
   655
    sh4r.in_delay_slot = 1;
nkeynes@359
   656
    sh4r.pr = pc + 4;
nkeynes@359
   657
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   658
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   659
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   660
    return TRUE;
nkeynes@359
   661
:}
nkeynes@359
   662
TRAPA #imm {:
nkeynes@359
   663
    CHECKSLOTILLEGAL();
nkeynes@359
   664
    sh4r.pc += 2;
nkeynes@586
   665
    sh4_raise_trap( imm );
nkeynes@586
   666
    return TRUE;
nkeynes@359
   667
:}
nkeynes@359
   668
RTS {: 
nkeynes@359
   669
    CHECKSLOTILLEGAL();
nkeynes@359
   670
    CHECKDEST( sh4r.pr );
nkeynes@359
   671
    sh4r.in_delay_slot = 1;
nkeynes@359
   672
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   673
    sh4r.new_pc = sh4r.pr;
nkeynes@359
   674
    TRACE_RETURN( pc, sh4r.new_pc );
nkeynes@359
   675
    return TRUE;
nkeynes@359
   676
:}
nkeynes@359
   677
SLEEP {:
nkeynes@359
   678
    if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
nkeynes@359
   679
	sh4r.sh4_state = SH4_STATE_STANDBY;
nkeynes@359
   680
    } else {
nkeynes@359
   681
	sh4r.sh4_state = SH4_STATE_SLEEP;
nkeynes@359
   682
    }
nkeynes@359
   683
    return FALSE; /* Halt CPU */
nkeynes@359
   684
:}
nkeynes@359
   685
RTE {:
nkeynes@359
   686
    CHECKPRIV();
nkeynes@359
   687
    CHECKDEST( sh4r.spc );
nkeynes@359
   688
    CHECKSLOTILLEGAL();
nkeynes@359
   689
    sh4r.in_delay_slot = 1;
nkeynes@359
   690
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   691
    sh4r.new_pc = sh4r.spc;
nkeynes@374
   692
    sh4_write_sr( sh4r.ssr );
nkeynes@359
   693
    return TRUE;
nkeynes@359
   694
:}
nkeynes@359
   695
JMP @Rn {:
nkeynes@359
   696
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   697
    CHECKSLOTILLEGAL();
nkeynes@359
   698
    sh4r.in_delay_slot = 1;
nkeynes@359
   699
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   700
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   701
    return TRUE;
nkeynes@359
   702
:}
nkeynes@359
   703
JSR @Rn {:
nkeynes@359
   704
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   705
    CHECKSLOTILLEGAL();
nkeynes@359
   706
    sh4r.in_delay_slot = 1;
nkeynes@359
   707
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   708
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   709
    sh4r.pr = pc + 4;
nkeynes@359
   710
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   711
    return TRUE;
nkeynes@359
   712
:}
nkeynes@359
   713
STS MACH, Rn {: sh4r.r[Rn] = (sh4r.mac>>32); :}
nkeynes@359
   714
STS.L MACH, @-Rn {:
nkeynes@587
   715
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   716
    MEM_WRITE_LONG( sh4r.r[Rn]-4, (sh4r.mac>>32) );
nkeynes@359
   717
    sh4r.r[Rn] -= 4;
nkeynes@359
   718
:}
nkeynes@359
   719
STC.L SR, @-Rn {:
nkeynes@359
   720
    CHECKPRIV();
nkeynes@587
   721
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   722
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4_read_sr() );
nkeynes@359
   723
    sh4r.r[Rn] -= 4;
nkeynes@359
   724
:}
nkeynes@359
   725
LDS.L @Rm+, MACH {:
nkeynes@359
   726
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   727
    MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@359
   728
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@586
   729
	(((uint64_t)tmp)<<32);
nkeynes@359
   730
    sh4r.r[Rm] += 4;
nkeynes@359
   731
:}
nkeynes@359
   732
LDC.L @Rm+, SR {:
nkeynes@359
   733
    CHECKSLOTILLEGAL();
nkeynes@359
   734
    CHECKPRIV();
nkeynes@359
   735
    CHECKWALIGN32( sh4r.r[Rm] );
nkeynes@586
   736
    MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@586
   737
    sh4_write_sr( tmp );
nkeynes@359
   738
    sh4r.r[Rm] +=4;
nkeynes@359
   739
:}
nkeynes@359
   740
LDS Rm, MACH {:
nkeynes@359
   741
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@359
   742
               (((uint64_t)sh4r.r[Rm])<<32);
nkeynes@359
   743
:}
nkeynes@359
   744
LDC Rm, SR {:
nkeynes@359
   745
    CHECKSLOTILLEGAL();
nkeynes@359
   746
    CHECKPRIV();
nkeynes@374
   747
    sh4_write_sr( sh4r.r[Rm] );
nkeynes@359
   748
:}
nkeynes@359
   749
LDC Rm, SGR {:
nkeynes@359
   750
    CHECKPRIV();
nkeynes@359
   751
    sh4r.sgr = sh4r.r[Rm];
nkeynes@359
   752
:}
nkeynes@359
   753
LDC.L @Rm+, SGR {:
nkeynes@359
   754
    CHECKPRIV();
nkeynes@359
   755
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   756
    MEM_READ_LONG(sh4r.r[Rm], sh4r.sgr);
nkeynes@359
   757
    sh4r.r[Rm] +=4;
nkeynes@359
   758
:}
nkeynes@359
   759
STS MACL, Rn {: sh4r.r[Rn] = (uint32_t)sh4r.mac; :}
nkeynes@359
   760
STS.L MACL, @-Rn {:
nkeynes@587
   761
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   762
    MEM_WRITE_LONG( sh4r.r[Rn]-4, (uint32_t)sh4r.mac );
nkeynes@359
   763
    sh4r.r[Rn] -= 4;
nkeynes@359
   764
:}
nkeynes@359
   765
STC.L GBR, @-Rn {:
nkeynes@587
   766
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   767
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.gbr );
nkeynes@359
   768
    sh4r.r[Rn] -= 4;
nkeynes@359
   769
:}
nkeynes@359
   770
LDS.L @Rm+, MACL {:
nkeynes@359
   771
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   772
    MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@359
   773
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@586
   774
               (uint64_t)((uint32_t)tmp);
nkeynes@359
   775
    sh4r.r[Rm] += 4;
nkeynes@359
   776
:}
nkeynes@359
   777
LDC.L @Rm+, GBR {:
nkeynes@359
   778
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   779
    MEM_READ_LONG(sh4r.r[Rm], sh4r.gbr);
nkeynes@359
   780
    sh4r.r[Rm] +=4;
nkeynes@359
   781
:}
nkeynes@359
   782
LDS Rm, MACL {:
nkeynes@359
   783
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   784
               (uint64_t)((uint32_t)(sh4r.r[Rm]));
nkeynes@359
   785
:}
nkeynes@359
   786
LDC Rm, GBR {: sh4r.gbr = sh4r.r[Rm]; :}
nkeynes@359
   787
STS PR, Rn {: sh4r.r[Rn] = sh4r.pr; :}
nkeynes@359
   788
STS.L PR, @-Rn {:
nkeynes@587
   789
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   790
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.pr );
nkeynes@359
   791
    sh4r.r[Rn] -= 4;
nkeynes@359
   792
:}
nkeynes@359
   793
STC.L VBR, @-Rn {:
nkeynes@359
   794
    CHECKPRIV();
nkeynes@587
   795
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   796
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.vbr );
nkeynes@359
   797
    sh4r.r[Rn] -= 4;
nkeynes@359
   798
:}
nkeynes@359
   799
LDS.L @Rm+, PR {:
nkeynes@359
   800
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   801
    MEM_READ_LONG( sh4r.r[Rm], sh4r.pr );
nkeynes@359
   802
    sh4r.r[Rm] += 4;
nkeynes@359
   803
:}
nkeynes@359
   804
LDC.L @Rm+, VBR {:
nkeynes@359
   805
    CHECKPRIV();
nkeynes@359
   806
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   807
    MEM_READ_LONG(sh4r.r[Rm], sh4r.vbr);
nkeynes@359
   808
    sh4r.r[Rm] +=4;
nkeynes@359
   809
:}
nkeynes@359
   810
LDS Rm, PR {: sh4r.pr = sh4r.r[Rm]; :}
nkeynes@359
   811
LDC Rm, VBR {:
nkeynes@359
   812
    CHECKPRIV();
nkeynes@359
   813
    sh4r.vbr = sh4r.r[Rm];
nkeynes@359
   814
:}
nkeynes@359
   815
STC SGR, Rn {:
nkeynes@359
   816
    CHECKPRIV();
nkeynes@359
   817
    sh4r.r[Rn] = sh4r.sgr;
nkeynes@359
   818
:}
nkeynes@359
   819
STC.L SGR, @-Rn {:
nkeynes@359
   820
    CHECKPRIV();
nkeynes@587
   821
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   822
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.sgr );
nkeynes@359
   823
    sh4r.r[Rn] -= 4;
nkeynes@359
   824
:}
nkeynes@359
   825
STC.L SSR, @-Rn {:
nkeynes@359
   826
    CHECKPRIV();
nkeynes@587
   827
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   828
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.ssr );
nkeynes@359
   829
    sh4r.r[Rn] -= 4;
nkeynes@359
   830
:}
nkeynes@359
   831
LDC.L @Rm+, SSR {:
nkeynes@359
   832
    CHECKPRIV();
nkeynes@359
   833
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   834
    MEM_READ_LONG(sh4r.r[Rm], sh4r.ssr);
nkeynes@359
   835
    sh4r.r[Rm] +=4;
nkeynes@359
   836
:}
nkeynes@359
   837
LDC Rm, SSR {:
nkeynes@359
   838
    CHECKPRIV();
nkeynes@359
   839
    sh4r.ssr = sh4r.r[Rm];
nkeynes@359
   840
:}
nkeynes@359
   841
STC.L SPC, @-Rn {:
nkeynes@359
   842
    CHECKPRIV();
nkeynes@587
   843
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   844
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.spc );
nkeynes@359
   845
    sh4r.r[Rn] -= 4;
nkeynes@359
   846
:}
nkeynes@359
   847
LDC.L @Rm+, SPC {:
nkeynes@359
   848
    CHECKPRIV();
nkeynes@359
   849
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   850
    MEM_READ_LONG(sh4r.r[Rm], sh4r.spc);
nkeynes@359
   851
    sh4r.r[Rm] +=4;
nkeynes@359
   852
:}
nkeynes@359
   853
LDC Rm, SPC {:
nkeynes@359
   854
    CHECKPRIV();
nkeynes@359
   855
    sh4r.spc = sh4r.r[Rm];
nkeynes@359
   856
:}
nkeynes@359
   857
STS FPUL, Rn {: sh4r.r[Rn] = sh4r.fpul; :}
nkeynes@359
   858
STS.L FPUL, @-Rn {:
nkeynes@587
   859
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   860
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.fpul );
nkeynes@359
   861
    sh4r.r[Rn] -= 4;
nkeynes@359
   862
:}
nkeynes@359
   863
LDS.L @Rm+, FPUL {:
nkeynes@359
   864
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   865
    MEM_READ_LONG(sh4r.r[Rm], sh4r.fpul);
nkeynes@359
   866
    sh4r.r[Rm] +=4;
nkeynes@359
   867
:}
nkeynes@359
   868
LDS Rm, FPUL {: sh4r.fpul = sh4r.r[Rm]; :}
nkeynes@359
   869
STS FPSCR, Rn {: sh4r.r[Rn] = sh4r.fpscr; :}
nkeynes@359
   870
STS.L FPSCR, @-Rn {:
nkeynes@587
   871
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   872
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.fpscr );
nkeynes@359
   873
    sh4r.r[Rn] -= 4;
nkeynes@359
   874
:}
nkeynes@359
   875
LDS.L @Rm+, FPSCR {:
nkeynes@359
   876
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   877
    MEM_READ_LONG(sh4r.r[Rm], sh4r.fpscr);
nkeynes@359
   878
    sh4r.r[Rm] +=4;
nkeynes@374
   879
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@359
   880
:}
nkeynes@374
   881
LDS Rm, FPSCR {: 
nkeynes@374
   882
    sh4r.fpscr = sh4r.r[Rm]; 
nkeynes@374
   883
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
   884
:}
nkeynes@359
   885
STC DBR, Rn {: CHECKPRIV(); sh4r.r[Rn] = sh4r.dbr; :}
nkeynes@359
   886
STC.L DBR, @-Rn {:
nkeynes@359
   887
    CHECKPRIV();
nkeynes@587
   888
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   889
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.dbr );
nkeynes@359
   890
    sh4r.r[Rn] -= 4;
nkeynes@359
   891
:}
nkeynes@359
   892
LDC.L @Rm+, DBR {:
nkeynes@359
   893
    CHECKPRIV();
nkeynes@359
   894
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   895
    MEM_READ_LONG(sh4r.r[Rm], sh4r.dbr);
nkeynes@359
   896
    sh4r.r[Rm] +=4;
nkeynes@359
   897
:}
nkeynes@359
   898
LDC Rm, DBR {:
nkeynes@359
   899
    CHECKPRIV();
nkeynes@359
   900
    sh4r.dbr = sh4r.r[Rm];
nkeynes@359
   901
:}
nkeynes@359
   902
STC.L Rm_BANK, @-Rn {:
nkeynes@359
   903
    CHECKPRIV();
nkeynes@587
   904
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587
   905
    MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.r_bank[Rm_BANK] );
nkeynes@359
   906
    sh4r.r[Rn] -= 4;
nkeynes@359
   907
:}
nkeynes@359
   908
LDC.L @Rm+, Rn_BANK {:
nkeynes@359
   909
    CHECKPRIV();
nkeynes@359
   910
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586
   911
    MEM_READ_LONG( sh4r.r[Rm], sh4r.r_bank[Rn_BANK] );
nkeynes@359
   912
    sh4r.r[Rm] += 4;
nkeynes@359
   913
:}
nkeynes@359
   914
LDC Rm, Rn_BANK {:
nkeynes@359
   915
    CHECKPRIV();
nkeynes@359
   916
    sh4r.r_bank[Rn_BANK] = sh4r.r[Rm];
nkeynes@359
   917
:}
nkeynes@359
   918
STC SR, Rn {: 
nkeynes@359
   919
    CHECKPRIV();
nkeynes@359
   920
    sh4r.r[Rn] = sh4_read_sr();
nkeynes@359
   921
:}
nkeynes@359
   922
STC GBR, Rn {:
nkeynes@359
   923
    CHECKPRIV();
nkeynes@359
   924
    sh4r.r[Rn] = sh4r.gbr;
nkeynes@359
   925
:}
nkeynes@359
   926
STC VBR, Rn {:
nkeynes@359
   927
    CHECKPRIV();
nkeynes@359
   928
    sh4r.r[Rn] = sh4r.vbr;
nkeynes@359
   929
:}
nkeynes@359
   930
STC SSR, Rn {:
nkeynes@359
   931
    CHECKPRIV();
nkeynes@359
   932
    sh4r.r[Rn] = sh4r.ssr;
nkeynes@359
   933
:}
nkeynes@359
   934
STC SPC, Rn {:
nkeynes@359
   935
    CHECKPRIV();
nkeynes@359
   936
    sh4r.r[Rn] = sh4r.spc;
nkeynes@359
   937
:}
nkeynes@359
   938
STC Rm_BANK, Rn {:
nkeynes@359
   939
    CHECKPRIV();
nkeynes@359
   940
    sh4r.r[Rn] = sh4r.r_bank[Rm_BANK];
nkeynes@359
   941
:}
nkeynes@359
   942
nkeynes@359
   943
FADD FRm, FRn {:
nkeynes@359
   944
    CHECKFPUEN();
nkeynes@359
   945
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   946
	DR(FRn) += DR(FRm);
nkeynes@359
   947
    } else {
nkeynes@359
   948
	FR(FRn) += FR(FRm);
nkeynes@359
   949
    }
nkeynes@359
   950
:}
nkeynes@359
   951
FSUB FRm, FRn {:
nkeynes@359
   952
    CHECKFPUEN();
nkeynes@359
   953
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   954
	DR(FRn) -= DR(FRm);
nkeynes@359
   955
    } else {
nkeynes@359
   956
	FR(FRn) -= FR(FRm);
nkeynes@359
   957
    }
nkeynes@359
   958
:}
nkeynes@359
   959
nkeynes@359
   960
FMUL FRm, FRn {:
nkeynes@359
   961
    CHECKFPUEN();
nkeynes@359
   962
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   963
	DR(FRn) *= DR(FRm);
nkeynes@359
   964
    } else {
nkeynes@359
   965
	FR(FRn) *= FR(FRm);
nkeynes@359
   966
    }
nkeynes@359
   967
:}
nkeynes@359
   968
nkeynes@359
   969
FDIV FRm, FRn {:
nkeynes@359
   970
    CHECKFPUEN();
nkeynes@359
   971
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   972
	DR(FRn) /= DR(FRm);
nkeynes@359
   973
    } else {
nkeynes@359
   974
	FR(FRn) /= FR(FRm);
nkeynes@359
   975
    }
nkeynes@359
   976
:}
nkeynes@359
   977
nkeynes@359
   978
FCMP/EQ FRm, FRn {:
nkeynes@359
   979
    CHECKFPUEN();
nkeynes@359
   980
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   981
	sh4r.t = ( DR(FRn) == DR(FRm) ? 1 : 0 );
nkeynes@359
   982
    } else {
nkeynes@359
   983
	sh4r.t = ( FR(FRn) == FR(FRm) ? 1 : 0 );
nkeynes@359
   984
    }
nkeynes@359
   985
:}
nkeynes@359
   986
nkeynes@359
   987
FCMP/GT FRm, FRn {:
nkeynes@359
   988
    CHECKFPUEN();
nkeynes@359
   989
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   990
	sh4r.t = ( DR(FRn) > DR(FRm) ? 1 : 0 );
nkeynes@359
   991
    } else {
nkeynes@359
   992
	sh4r.t = ( FR(FRn) > FR(FRm) ? 1 : 0 );
nkeynes@359
   993
    }
nkeynes@359
   994
:}
nkeynes@359
   995
nkeynes@359
   996
FMOV @(R0, Rm), FRn {: MEM_FP_READ( sh4r.r[Rm] + R0, FRn ); :}
nkeynes@359
   997
FMOV FRm, @(R0, Rn) {: MEM_FP_WRITE( sh4r.r[Rn] + R0, FRm ); :}
nkeynes@359
   998
FMOV @Rm, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); :}
nkeynes@359
   999
FMOV @Rm+, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); sh4r.r[Rm] += FP_WIDTH; :}
nkeynes@359
  1000
FMOV FRm, @Rn {: MEM_FP_WRITE( sh4r.r[Rn], FRm ); :}
nkeynes@587
  1001
 FMOV FRm, @-Rn {: MEM_FP_WRITE( sh4r.r[Rn] - FP_WIDTH, FRm ); sh4r.r[Rn] -= FP_WIDTH; :}
nkeynes@359
  1002
FMOV FRm, FRn {: 
nkeynes@359
  1003
    if( IS_FPU_DOUBLESIZE() )
nkeynes@359
  1004
	DR(FRn) = DR(FRm);
nkeynes@359
  1005
    else
nkeynes@359
  1006
	FR(FRn) = FR(FRm);
nkeynes@359
  1007
:}
nkeynes@359
  1008
FSTS FPUL, FRn {: CHECKFPUEN(); FR(FRn) = FPULf; :}
nkeynes@359
  1009
FLDS FRm, FPUL {: CHECKFPUEN(); FPULf = FR(FRm); :}
nkeynes@359
  1010
FLOAT FPUL, FRn {: 
nkeynes@359
  1011
    CHECKFPUEN();
nkeynes@374
  1012
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
  1013
	if( FRn&1 ) { // No, really...
nkeynes@374
  1014
	    dtmp = (double)FPULi;
nkeynes@374
  1015
	    FR(FRn) = *(((float *)&dtmp)+1);
nkeynes@374
  1016
	} else {
nkeynes@374
  1017
	    DRF(FRn>>1) = (double)FPULi;
nkeynes@374
  1018
	}
nkeynes@374
  1019
    } else {
nkeynes@359
  1020
	FR(FRn) = (float)FPULi;
nkeynes@374
  1021
    }
nkeynes@359
  1022
:}
nkeynes@359
  1023
FTRC FRm, FPUL {:
nkeynes@359
  1024
    CHECKFPUEN();
nkeynes@359
  1025
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
  1026
	if( FRm&1 ) {
nkeynes@374
  1027
	    dtmp = 0;
nkeynes@374
  1028
	    *(((float *)&dtmp)+1) = FR(FRm);
nkeynes@374
  1029
	} else {
nkeynes@374
  1030
	    dtmp = DRF(FRm>>1);
nkeynes@374
  1031
	}
nkeynes@359
  1032
        if( dtmp >= MAX_INTF )
nkeynes@359
  1033
            FPULi = MAX_INT;
nkeynes@359
  1034
        else if( dtmp <= MIN_INTF )
nkeynes@359
  1035
            FPULi = MIN_INT;
nkeynes@359
  1036
        else 
nkeynes@359
  1037
            FPULi = (int32_t)dtmp;
nkeynes@359
  1038
    } else {
nkeynes@359
  1039
	ftmp = FR(FRm);
nkeynes@359
  1040
	if( ftmp >= MAX_INTF )
nkeynes@359
  1041
	    FPULi = MAX_INT;
nkeynes@359
  1042
	else if( ftmp <= MIN_INTF )
nkeynes@359
  1043
	    FPULi = MIN_INT;
nkeynes@359
  1044
	else
nkeynes@359
  1045
	    FPULi = (int32_t)ftmp;
nkeynes@359
  1046
    }
nkeynes@359
  1047
:}
nkeynes@359
  1048
FNEG FRn {:
nkeynes@359
  1049
    CHECKFPUEN();
nkeynes@359
  1050
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1051
	DR(FRn) = -DR(FRn);
nkeynes@359
  1052
    } else {
nkeynes@359
  1053
        FR(FRn) = -FR(FRn);
nkeynes@359
  1054
    }
nkeynes@359
  1055
:}
nkeynes@359
  1056
FABS FRn {:
nkeynes@359
  1057
    CHECKFPUEN();
nkeynes@359
  1058
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1059
	DR(FRn) = fabs(DR(FRn));
nkeynes@359
  1060
    } else {
nkeynes@359
  1061
        FR(FRn) = fabsf(FR(FRn));
nkeynes@359
  1062
    }
nkeynes@359
  1063
:}
nkeynes@359
  1064
FSQRT FRn {:
nkeynes@359
  1065
    CHECKFPUEN();
nkeynes@359
  1066
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1067
	DR(FRn) = sqrt(DR(FRn));
nkeynes@359
  1068
    } else {
nkeynes@359
  1069
        FR(FRn) = sqrtf(FR(FRn));
nkeynes@359
  1070
    }
nkeynes@359
  1071
:}
nkeynes@359
  1072
FLDI0 FRn {:
nkeynes@359
  1073
    CHECKFPUEN();
nkeynes@359
  1074
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1075
	DR(FRn) = 0.0;
nkeynes@359
  1076
    } else {
nkeynes@359
  1077
        FR(FRn) = 0.0;
nkeynes@359
  1078
    }
nkeynes@359
  1079
:}
nkeynes@359
  1080
FLDI1 FRn {:
nkeynes@359
  1081
    CHECKFPUEN();
nkeynes@359
  1082
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1083
	DR(FRn) = 1.0;
nkeynes@359
  1084
    } else {
nkeynes@359
  1085
        FR(FRn) = 1.0;
nkeynes@359
  1086
    }
nkeynes@359
  1087
:}
nkeynes@359
  1088
FMAC FR0, FRm, FRn {:
nkeynes@359
  1089
    CHECKFPUEN();
nkeynes@359
  1090
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1091
        DR(FRn) += DR(FRm)*DR(0);
nkeynes@359
  1092
    } else {
nkeynes@359
  1093
	FR(FRn) += FR(FRm)*FR(0);
nkeynes@359
  1094
    }
nkeynes@359
  1095
:}
nkeynes@374
  1096
FRCHG {: 
nkeynes@374
  1097
    CHECKFPUEN(); 
nkeynes@374
  1098
    sh4r.fpscr ^= FPSCR_FR; 
nkeynes@374
  1099
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
  1100
:}
nkeynes@359
  1101
FSCHG {: CHECKFPUEN(); sh4r.fpscr ^= FPSCR_SZ; :}
nkeynes@359
  1102
FCNVSD FPUL, FRn {:
nkeynes@359
  1103
    CHECKFPUEN();
nkeynes@359
  1104
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1105
	DR(FRn) = (double)FPULf;
nkeynes@359
  1106
    }
nkeynes@359
  1107
:}
nkeynes@359
  1108
FCNVDS FRm, FPUL {:
nkeynes@359
  1109
    CHECKFPUEN();
nkeynes@359
  1110
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1111
	FPULf = (float)DR(FRm);
nkeynes@359
  1112
    }
nkeynes@359
  1113
:}
nkeynes@359
  1114
nkeynes@359
  1115
FSRRA FRn {:
nkeynes@359
  1116
    CHECKFPUEN();
nkeynes@359
  1117
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1118
	FR(FRn) = 1.0/sqrtf(FR(FRn));
nkeynes@359
  1119
    }
nkeynes@359
  1120
:}
nkeynes@359
  1121
FIPR FVm, FVn {:
nkeynes@359
  1122
    CHECKFPUEN();
nkeynes@359
  1123
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1124
        int tmp2 = FVn<<2;
nkeynes@359
  1125
        tmp = FVm<<2;
nkeynes@359
  1126
        FR(tmp2+3) = FR(tmp)*FR(tmp2) +
nkeynes@359
  1127
            FR(tmp+1)*FR(tmp2+1) +
nkeynes@359
  1128
            FR(tmp+2)*FR(tmp2+2) +
nkeynes@359
  1129
            FR(tmp+3)*FR(tmp2+3);
nkeynes@359
  1130
    }
nkeynes@359
  1131
:}
nkeynes@359
  1132
FSCA FPUL, FRn {:
nkeynes@359
  1133
    CHECKFPUEN();
nkeynes@359
  1134
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@391
  1135
	sh4_fsca( FPULi, &(DRF(FRn>>1)) );
nkeynes@391
  1136
	/*
nkeynes@359
  1137
        float angle = (((float)(FPULi&0xFFFF))/65536.0) * 2 * M_PI;
nkeynes@359
  1138
        FR(FRn) = sinf(angle);
nkeynes@359
  1139
        FR((FRn)+1) = cosf(angle);
nkeynes@391
  1140
	*/
nkeynes@359
  1141
    }
nkeynes@359
  1142
:}
nkeynes@359
  1143
FTRV XMTRX, FVn {:
nkeynes@359
  1144
    CHECKFPUEN();
nkeynes@359
  1145
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@391
  1146
	sh4_ftrv(&(DRF(FVn<<1)), &sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][0]);
nkeynes@391
  1147
	/*
nkeynes@359
  1148
        tmp = FVn<<2;
nkeynes@374
  1149
	float *xf = &sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][0];
nkeynes@359
  1150
        float fv[4] = { FR(tmp), FR(tmp+1), FR(tmp+2), FR(tmp+3) };
nkeynes@374
  1151
        FR(tmp) = xf[1] * fv[0] + xf[5]*fv[1] +
nkeynes@374
  1152
	    xf[9]*fv[2] + xf[13]*fv[3];
nkeynes@374
  1153
        FR(tmp+1) = xf[0] * fv[0] + xf[4]*fv[1] +
nkeynes@374
  1154
	    xf[8]*fv[2] + xf[12]*fv[3];
nkeynes@374
  1155
        FR(tmp+2) = xf[3] * fv[0] + xf[7]*fv[1] +
nkeynes@374
  1156
	    xf[11]*fv[2] + xf[15]*fv[3];
nkeynes@374
  1157
        FR(tmp+3) = xf[2] * fv[0] + xf[6]*fv[1] +
nkeynes@374
  1158
	    xf[10]*fv[2] + xf[14]*fv[3];
nkeynes@391
  1159
	*/
nkeynes@359
  1160
    }
nkeynes@359
  1161
:}
nkeynes@359
  1162
UNDEF {:
nkeynes@359
  1163
    UNDEF(ir);
nkeynes@359
  1164
:}
nkeynes@359
  1165
%%
nkeynes@359
  1166
    sh4r.pc = sh4r.new_pc;
nkeynes@359
  1167
    sh4r.new_pc += 2;
nkeynes@359
  1168
    sh4r.in_delay_slot = 0;
nkeynes@359
  1169
    return TRUE;
nkeynes@359
  1170
}
.