Search
lxdream.org :: lxdream/src/pvr2/pvr2.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/pvr2/pvr2.h
changeset 144:7f0714e89aaa
prev133:249aeda31f02
next161:408b9210395f
author nkeynes
date Mon May 15 08:28:52 2006 +0000 (13 years ago)
permissions -rw-r--r--
last change Rename video_driver to display_driver
Add input source to display
Implement configuration file support
Hook controllers up to configuration
file annotate diff log raw
nkeynes@31
     1
/**
nkeynes@144
     2
 * $Id: pvr2.h,v 1.13 2006-05-15 08:28:52 nkeynes Exp $
nkeynes@31
     3
 *
nkeynes@103
     4
 * PVR2 (video chip) functions and macros.
nkeynes@31
     5
 *
nkeynes@31
     6
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@31
     7
 *
nkeynes@31
     8
 * This program is free software; you can redistribute it and/or modify
nkeynes@31
     9
 * it under the terms of the GNU General Public License as published by
nkeynes@31
    10
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@31
    11
 * (at your option) any later version.
nkeynes@31
    12
 *
nkeynes@31
    13
 * This program is distributed in the hope that it will be useful,
nkeynes@31
    14
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@31
    15
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@31
    16
 * GNU General Public License for more details.
nkeynes@31
    17
 */
nkeynes@31
    18
nkeynes@103
    19
#include "dream.h"
nkeynes@103
    20
#include "mem.h"
nkeynes@144
    21
#include "display.h"
nkeynes@103
    22
#include "pvr2/pvr2mmio.h"
nkeynes@103
    23
#include <GL/gl.h>
nkeynes@1
    24
nkeynes@1
    25
nkeynes@1
    26
#define DISPMODE_DE  0x00000001 /* Display enable */
nkeynes@1
    27
#define DISPMODE_SD  0x00000002 /* Scan double */
nkeynes@1
    28
#define DISPMODE_COL 0x0000000C /* Colour mode */
nkeynes@1
    29
#define DISPMODE_CD  0x08000000 /* Clock double */
nkeynes@1
    30
nkeynes@94
    31
#define COLFMT_RGB15 0x00000000
nkeynes@94
    32
#define COLFMT_RGB16 0x00000004
nkeynes@94
    33
#define COLFMT_RGB24 0x00000008
nkeynes@94
    34
#define COLFMT_RGB32 0x0000000C
nkeynes@1
    35
nkeynes@1
    36
#define DISPSIZE_MODULO 0x3FF00000 /* line skip +1 (32-bit words)*/
nkeynes@1
    37
#define DISPSIZE_LPF    0x000FFC00 /* lines per field */
nkeynes@1
    38
#define DISPSIZE_PPL    0x000003FF /* pixel words (32 bit) per line */
nkeynes@1
    39
nkeynes@103
    40
#define DISPCFG_VP 0x00000001 /* V-sync polarity */
nkeynes@103
    41
#define DISPCFG_HP 0x00000002 /* H-sync polarity */
nkeynes@103
    42
#define DISPCFG_I  0x00000010 /* Interlace enable */
nkeynes@103
    43
#define DISPCFG_BS 0x000000C0 /* Broadcast standard */
nkeynes@103
    44
#define DISPCFG_VO 0x00000100 /* Video output enable */
nkeynes@1
    45
nkeynes@1
    46
#define BS_NTSC 0x00000000
nkeynes@1
    47
#define BS_PAL  0x00000040
nkeynes@1
    48
#define BS_PALM 0x00000080 /* ? */
nkeynes@1
    49
#define BS_PALN 0x000000C0 /* ? */
nkeynes@1
    50
nkeynes@103
    51
#define PVR2_RAM_BASE 0x05000000
nkeynes@103
    52
#define PVR2_RAM_BASE_INT 0x04000000
nkeynes@103
    53
#define PVR2_RAM_SIZE (8 * 1024 * 1024)
nkeynes@103
    54
#define PVR2_RAM_PAGES (PVR2_RAM_SIZE>>12)
nkeynes@103
    55
nkeynes@1
    56
void pvr2_next_frame( void );
nkeynes@19
    57
void pvr2_set_base_address( uint32_t );
nkeynes@133
    58
int pvr2_get_frame_count( void );
nkeynes@56
    59
nkeynes@103
    60
#define PVR2_CMD_END_OF_LIST 0x00
nkeynes@103
    61
#define PVR2_CMD_USER_CLIP   0x20
nkeynes@103
    62
#define PVR2_CMD_POLY_OPAQUE 0x80
nkeynes@103
    63
#define PVR2_CMD_MOD_OPAQUE  0x81
nkeynes@103
    64
#define PVR2_CMD_POLY_TRANS  0x82
nkeynes@103
    65
#define PVR2_CMD_MOD_TRANS   0x83
nkeynes@103
    66
#define PVR2_CMD_POLY_PUNCHOUT 0x84
nkeynes@103
    67
#define PVR2_CMD_VERTEX      0xE0
nkeynes@103
    68
#define PVR2_CMD_VERTEX_LAST 0xF0
nkeynes@103
    69
nkeynes@103
    70
#define PVR2_POLY_TEXTURED 0x00000008
nkeynes@103
    71
#define PVR2_POLY_SPECULAR 0x00000004
nkeynes@103
    72
#define PVR2_POLY_SHADED   0x00000002
nkeynes@103
    73
#define PVR2_POLY_UV_16BIT 0x00000001
nkeynes@103
    74
nkeynes@133
    75
#define PVR2_POLY_MODE_CLAMP_RGB 0x00200000
nkeynes@133
    76
#define PVR2_POLY_MODE_ALPHA    0x00100000
nkeynes@133
    77
#define PVR2_POLY_MODE_TEXALPHA 0x00080000
nkeynes@133
    78
#define PVR2_POLY_MODE_FLIP_S   0x00040000
nkeynes@133
    79
#define PVR2_POLY_MODE_FLIP_T   0x00020000
nkeynes@133
    80
#define PVR2_POLY_MODE_CLAMP_S  0x00010000
nkeynes@133
    81
#define PVR2_POLY_MODE_CLAMP_T  0x00008000
nkeynes@133
    82
nkeynes@103
    83
#define PVR2_TEX_FORMAT_ARGB1555 0x00000000
nkeynes@103
    84
#define PVR2_TEX_FORMAT_RGB565   0x08000000
nkeynes@103
    85
#define PVR2_TEX_FORMAT_ARGB4444 0x10000000
nkeynes@103
    86
#define PVR2_TEX_FORMAT_YUV422   0x18000000
nkeynes@103
    87
#define PVR2_TEX_FORMAT_BUMPMAP  0x20000000
nkeynes@103
    88
#define PVR2_TEX_FORMAT_IDX4     0x28000000
nkeynes@103
    89
#define PVR2_TEX_FORMAT_IDX8     0x30000000
nkeynes@103
    90
nkeynes@103
    91
#define PVR2_TEX_MIPMAP      0x80000000
nkeynes@103
    92
#define PVR2_TEX_COMPRESSED  0x40000000
nkeynes@103
    93
#define PVR2_TEX_FORMAT_MASK 0x38000000
nkeynes@103
    94
#define PVR2_TEX_UNTWIDDLED  0x04000000
nkeynes@103
    95
nkeynes@108
    96
#define PVR2_TEX_ADDR(x) ( ((x)&0x01FFFFF)<<3 );
nkeynes@103
    97
#define PVR2_TEX_IS_MIPMAPPED(x) ( (x) & PVR2_TEX_MIPMAP )
nkeynes@103
    98
#define PVR2_TEX_IS_COMPRESSED(x) ( (x) & PVR2_TEX_COMPRESSED )
nkeynes@103
    99
#define PVR2_TEX_IS_TWIDDLED(x) (((x) & PVR2_TEX_UNTWIDDLED) == 0)
nkeynes@103
   100
nkeynes@103
   101
/****************************** Frame Buffer *****************************/
nkeynes@103
   102
nkeynes@103
   103
/**
nkeynes@103
   104
 * Write to the interleaved memory address space (aka 64-bit address space).
nkeynes@103
   105
 */
nkeynes@103
   106
void pvr2_vram64_write( sh4addr_t dest, char *src, uint32_t length );
nkeynes@103
   107
nkeynes@103
   108
/**
nkeynes@103
   109
 * Read from the interleaved memory address space (aka 64-bit address space)
nkeynes@103
   110
 */
nkeynes@103
   111
void pvr2_vram64_read( char *dest, sh4addr_t src, uint32_t length );
nkeynes@103
   112
nkeynes@127
   113
/**
nkeynes@127
   114
 * Dump a portion of vram to a stream from the interleaved memory address 
nkeynes@127
   115
 * space.
nkeynes@127
   116
 */
nkeynes@127
   117
void pvr2_vram64_dump( sh4addr_t addr, uint32_t length, FILE *f );
nkeynes@127
   118
nkeynes@103
   119
/**************************** Tile Accelerator ***************************/
nkeynes@56
   120
/**
nkeynes@56
   121
 * Process the data in the supplied buffer as an array of TA command lists.
nkeynes@56
   122
 * Any excess bytes are held pending until a complete list is sent
nkeynes@56
   123
 */
nkeynes@100
   124
void pvr2_ta_write( char *buf, uint32_t length );
nkeynes@100
   125
nkeynes@100
   126
nkeynes@103
   127
/**
nkeynes@103
   128
 * (Re)initialize the tile accelerator in preparation for the next scene.
nkeynes@103
   129
 * Normally called immediately before commencing polygon transmission.
nkeynes@103
   130
 */
nkeynes@103
   131
void pvr2_ta_init( void );
nkeynes@103
   132
nkeynes@103
   133
/********************************* Renderer ******************************/
nkeynes@103
   134
nkeynes@103
   135
/**
nkeynes@103
   136
 * Initialize the rendering pipeline.
nkeynes@103
   137
 * @return TRUE on success, FALSE on failure.
nkeynes@103
   138
 */
nkeynes@103
   139
gboolean pvr2_render_init( void );
nkeynes@103
   140
nkeynes@103
   141
/**
nkeynes@103
   142
 * Render the current scene stored in PVR ram to the GL back buffer.
nkeynes@103
   143
 */
nkeynes@100
   144
void pvr2_render_scene( void );
nkeynes@103
   145
nkeynes@103
   146
/**
nkeynes@103
   147
 * Display the scene rendered to the supplied address.
nkeynes@103
   148
 * @return TRUE if there was an available render that was displayed,
nkeynes@103
   149
 * otherwise FALSE (and no action was taken)
nkeynes@103
   150
 */
nkeynes@103
   151
gboolean pvr2_render_display_frame( uint32_t address );
nkeynes@103
   152
nkeynes@103
   153
/****************************** Texture Cache ****************************/
nkeynes@103
   154
nkeynes@103
   155
/**
nkeynes@108
   156
 * Initialize the texture cache.
nkeynes@103
   157
 */
nkeynes@103
   158
void texcache_init( void );
nkeynes@103
   159
nkeynes@108
   160
/**
nkeynes@108
   161
 * Initialize the GL side of the texture cache (texture ids and such).
nkeynes@108
   162
 */
nkeynes@108
   163
void texcache_gl_init( void );
nkeynes@103
   164
nkeynes@103
   165
/**
nkeynes@103
   166
 * Flush all textures and delete. The cache will be non-functional until
nkeynes@103
   167
 * the next call to texcache_init(). This would typically be done if
nkeynes@103
   168
 * switching GL targets.
nkeynes@103
   169
 */    
nkeynes@103
   170
void texcache_shutdown( void );
nkeynes@103
   171
nkeynes@103
   172
/**
nkeynes@103
   173
 * Evict all textures contained in the page identified by a texture address.
nkeynes@103
   174
 */
nkeynes@103
   175
void texcache_invalidate_page( uint32_t texture_addr );
nkeynes@103
   176
nkeynes@103
   177
/**
nkeynes@103
   178
 * Return a texture ID for the texture specified at the supplied address
nkeynes@103
   179
 * and given parameters (the same sequence of bytes could in theory have
nkeynes@103
   180
 * multiple interpretations). We use the texture address as the primary
nkeynes@103
   181
 * index, but allow for multiple instances at each address. The texture
nkeynes@103
   182
 * will be bound to the GL_TEXTURE_2D target before being returned.
nkeynes@103
   183
 * 
nkeynes@103
   184
 * If the texture has already been bound, return the ID to which it was
nkeynes@103
   185
 * bound. Otherwise obtain an unused texture ID and set it up appropriately.
nkeynes@103
   186
 */
nkeynes@103
   187
GLuint texcache_get_texture( uint32_t texture_addr, int width, int height,
nkeynes@103
   188
			     int mode );
.