Search
lxdream.org :: lxdream/src/asic.c
lxdream 0.9.1
released Jun 29
Download Now
filename src/asic.c
changeset 100:995e42e96cc9
prev94:8d80d9c7cc7d
next125:49bf45f8210a
author nkeynes
date Wed Feb 15 13:11:50 2006 +0000 (15 years ago)
permissions -rw-r--r--
last change Split pvr2.c out to separate files for TA and renderer, minor renames
change pvrdma to use mem_copy_to_sh4
file annotate diff log raw
nkeynes@31
     1
/**
nkeynes@100
     2
 * $Id: asic.c,v 1.12 2006-02-15 13:11:42 nkeynes Exp $
nkeynes@31
     3
 *
nkeynes@31
     4
 * Support for the miscellaneous ASIC functions (Primarily event multiplexing,
nkeynes@31
     5
 * and DMA). 
nkeynes@31
     6
 *
nkeynes@31
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@31
     8
 *
nkeynes@31
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@31
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@31
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@31
    12
 * (at your option) any later version.
nkeynes@31
    13
 *
nkeynes@31
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@31
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@31
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@31
    17
 * GNU General Public License for more details.
nkeynes@31
    18
 */
nkeynes@35
    19
nkeynes@35
    20
#define MODULE asic_module
nkeynes@35
    21
nkeynes@1
    22
#include <assert.h>
nkeynes@1
    23
#include "dream.h"
nkeynes@1
    24
#include "mem.h"
nkeynes@1
    25
#include "sh4/intc.h"
nkeynes@56
    26
#include "sh4/dmac.h"
nkeynes@2
    27
#include "dreamcast.h"
nkeynes@25
    28
#include "maple/maple.h"
nkeynes@25
    29
#include "gdrom/ide.h"
nkeynes@15
    30
#include "asic.h"
nkeynes@1
    31
#define MMIO_IMPL
nkeynes@1
    32
#include "asic.h"
nkeynes@1
    33
/*
nkeynes@1
    34
 * Open questions:
nkeynes@1
    35
 *   1) Does changing the mask after event occurance result in the
nkeynes@1
    36
 *      interrupt being delivered immediately?
nkeynes@1
    37
 * TODO: Logic diagram of ASIC event/interrupt logic.
nkeynes@1
    38
 *
nkeynes@1
    39
 * ... don't even get me started on the "EXTDMA" page, about which, apparently,
nkeynes@1
    40
 * practically nothing is publicly known...
nkeynes@1
    41
 */
nkeynes@1
    42
nkeynes@15
    43
struct dreamcast_module asic_module = { "ASIC", asic_init, NULL, NULL, NULL,
nkeynes@23
    44
					NULL, NULL, NULL };
nkeynes@15
    45
nkeynes@20
    46
void asic_check_cleared_events( void );
nkeynes@20
    47
nkeynes@1
    48
void asic_init( void )
nkeynes@1
    49
{
nkeynes@1
    50
    register_io_region( &mmio_region_ASIC );
nkeynes@1
    51
    register_io_region( &mmio_region_EXTDMA );
nkeynes@1
    52
    mmio_region_ASIC.trace_flag = 0; /* Because this is called so often */
nkeynes@1
    53
    asic_event( EVENT_GDROM_CMD );
nkeynes@1
    54
}
nkeynes@1
    55
nkeynes@1
    56
void mmio_region_ASIC_write( uint32_t reg, uint32_t val )
nkeynes@1
    57
{
nkeynes@1
    58
    switch( reg ) {
nkeynes@56
    59
    case PIRQ0:
nkeynes@56
    60
    case PIRQ1:
nkeynes@56
    61
    case PIRQ2:
nkeynes@56
    62
	/* Clear any interrupts */
nkeynes@56
    63
	MMIO_WRITE( ASIC, reg, MMIO_READ(ASIC, reg)&~val );
nkeynes@56
    64
	asic_check_cleared_events();
nkeynes@56
    65
	break;
nkeynes@56
    66
    case MAPLE_STATE:
nkeynes@56
    67
	MMIO_WRITE( ASIC, reg, val );
nkeynes@56
    68
	if( val & 1 ) {
nkeynes@56
    69
	    uint32_t maple_addr = MMIO_READ( ASIC, MAPLE_DMA) &0x1FFFFFE0;
nkeynes@56
    70
	    WARN( "Maple request initiated at %08X, halting", maple_addr );
nkeynes@56
    71
	    maple_handle_buffer( maple_addr );
nkeynes@56
    72
	    MMIO_WRITE( ASIC, reg, 0 );
nkeynes@56
    73
	}
nkeynes@56
    74
	break;
nkeynes@56
    75
    case PVRDMACTL: /* Initiate PVR DMA transfer */
nkeynes@94
    76
	MMIO_WRITE( ASIC, reg, val );
nkeynes@94
    77
	WARN( "Write to ASIC (%03X <= %08X) [%s: %s]",
nkeynes@94
    78
	      reg, val, MMIO_REGID(ASIC,reg), MMIO_REGDESC(ASIC,reg) );
nkeynes@56
    79
	if( val & 1 ) {
nkeynes@56
    80
	    uint32_t dest_addr = MMIO_READ( ASIC, PVRDMADEST) &0x1FFFFFE0;
nkeynes@56
    81
	    uint32_t count = MMIO_READ( ASIC, PVRDMACNT );
nkeynes@56
    82
	    char *data = alloca( count );
nkeynes@56
    83
	    uint32_t rcount = DMAC_get_buffer( 2, data, count );
nkeynes@56
    84
	    if( rcount != count )
nkeynes@56
    85
		WARN( "PVR received %08X bytes from DMA, expected %08X", rcount, count );
nkeynes@100
    86
	    mem_copy_to_sh4( dest_addr, data, rcount );
nkeynes@56
    87
	    asic_event( EVENT_PVR_DMA );
nkeynes@56
    88
	}
nkeynes@56
    89
	break;
nkeynes@56
    90
    default:
nkeynes@56
    91
	MMIO_WRITE( ASIC, reg, val );
nkeynes@56
    92
	WARN( "Write to ASIC (%03X <= %08X) [%s: %s]",
nkeynes@56
    93
	      reg, val, MMIO_REGID(ASIC,reg), MMIO_REGDESC(ASIC,reg) );
nkeynes@1
    94
    }
nkeynes@1
    95
}
nkeynes@1
    96
nkeynes@1
    97
int32_t mmio_region_ASIC_read( uint32_t reg )
nkeynes@1
    98
{
nkeynes@1
    99
    int32_t val;
nkeynes@1
   100
    switch( reg ) {
nkeynes@2
   101
        /*
nkeynes@2
   102
        case 0x89C:
nkeynes@2
   103
            sh4_stop();
nkeynes@2
   104
            return 0x000000B;
nkeynes@2
   105
        */     
nkeynes@94
   106
    case PIRQ0:
nkeynes@94
   107
    case PIRQ1:
nkeynes@94
   108
    case PIRQ2:
nkeynes@94
   109
    case IRQA0:
nkeynes@94
   110
    case IRQA1:
nkeynes@94
   111
    case IRQA2:
nkeynes@94
   112
    case IRQB0:
nkeynes@94
   113
    case IRQB1:
nkeynes@94
   114
    case IRQB2:
nkeynes@94
   115
    case IRQC0:
nkeynes@94
   116
    case IRQC1:
nkeynes@94
   117
    case IRQC2:
nkeynes@94
   118
	val = MMIO_READ(ASIC, reg);
nkeynes@94
   119
	//            WARN( "Read from ASIC (%03X => %08X) [%s: %s]",
nkeynes@94
   120
	//                  reg, val, MMIO_REGID(ASIC,reg), MMIO_REGDESC(ASIC,reg) );
nkeynes@94
   121
	return val;            
nkeynes@94
   122
    case G2STATUS:
nkeynes@94
   123
	return 0; /* find out later if there's any cases we actually need to care about */
nkeynes@94
   124
    default:
nkeynes@94
   125
	val = MMIO_READ(ASIC, reg);
nkeynes@94
   126
	WARN( "Read from ASIC (%03X => %08X) [%s: %s]",
nkeynes@94
   127
	      reg, val, MMIO_REGID(ASIC,reg), MMIO_REGDESC(ASIC,reg) );
nkeynes@94
   128
	return val;
nkeynes@1
   129
    }
nkeynes@94
   130
    
nkeynes@1
   131
}
nkeynes@1
   132
nkeynes@1
   133
void asic_event( int event )
nkeynes@1
   134
{
nkeynes@1
   135
    int offset = ((event&0x60)>>3);
nkeynes@1
   136
    int result = (MMIO_READ(ASIC, PIRQ0 + offset))  |=  (1<<(event&0x1F));
nkeynes@1
   137
nkeynes@1
   138
    if( result & MMIO_READ(ASIC, IRQA0 + offset) )
nkeynes@1
   139
        intc_raise_interrupt( INT_IRQ13 );
nkeynes@1
   140
    if( result & MMIO_READ(ASIC, IRQB0 + offset) )
nkeynes@1
   141
        intc_raise_interrupt( INT_IRQ11 );
nkeynes@1
   142
    if( result & MMIO_READ(ASIC, IRQC0 + offset) )
nkeynes@1
   143
        intc_raise_interrupt( INT_IRQ9 );
nkeynes@1
   144
}
nkeynes@1
   145
nkeynes@20
   146
void asic_check_cleared_events( )
nkeynes@20
   147
{
nkeynes@20
   148
    int i, setA = 0, setB = 0, setC = 0;
nkeynes@20
   149
    uint32_t bits;
nkeynes@20
   150
    for( i=0; i<3; i++ ) {
nkeynes@20
   151
	bits = MMIO_READ( ASIC, PIRQ0 + i );
nkeynes@20
   152
	setA |= (bits & MMIO_READ(ASIC, IRQA0 + i ));
nkeynes@20
   153
	setB |= (bits & MMIO_READ(ASIC, IRQB0 + i ));
nkeynes@20
   154
	setC |= (bits & MMIO_READ(ASIC, IRQC0 + i ));
nkeynes@20
   155
    }
nkeynes@20
   156
    if( setA == 0 )
nkeynes@20
   157
	intc_clear_interrupt( INT_IRQ13 );
nkeynes@20
   158
    if( setB == 0 )
nkeynes@20
   159
	intc_clear_interrupt( INT_IRQ11 );
nkeynes@20
   160
    if( setC == 0 )
nkeynes@20
   161
	intc_clear_interrupt( INT_IRQ9 );
nkeynes@20
   162
}
nkeynes@1
   163
nkeynes@1
   164
nkeynes@1
   165
MMIO_REGION_WRITE_FN( EXTDMA, reg, val )
nkeynes@1
   166
{
nkeynes@2
   167
    switch( reg ) {
nkeynes@2
   168
        case IDEALTSTATUS: /* Device control */
nkeynes@2
   169
            ide_write_control( val );
nkeynes@2
   170
            break;
nkeynes@2
   171
        case IDEDATA:
nkeynes@2
   172
            ide_write_data_pio( val );
nkeynes@2
   173
            break;
nkeynes@2
   174
        case IDEFEAT:
nkeynes@2
   175
            if( ide_can_write_regs() )
nkeynes@2
   176
                idereg.feature = (uint8_t)val;
nkeynes@2
   177
            break;
nkeynes@2
   178
        case IDECOUNT:
nkeynes@2
   179
            if( ide_can_write_regs() )
nkeynes@2
   180
                idereg.count = (uint8_t)val;
nkeynes@2
   181
            break;
nkeynes@2
   182
        case IDELBA0:
nkeynes@2
   183
            if( ide_can_write_regs() )
nkeynes@2
   184
                idereg.lba0 = (uint8_t)val;
nkeynes@2
   185
            break;
nkeynes@2
   186
        case IDELBA1:
nkeynes@2
   187
            if( ide_can_write_regs() )
nkeynes@2
   188
                idereg.lba1 = (uint8_t)val;
nkeynes@2
   189
            break;
nkeynes@2
   190
        case IDELBA2:
nkeynes@2
   191
            if( ide_can_write_regs() )
nkeynes@2
   192
                idereg.lba2 = (uint8_t)val;
nkeynes@2
   193
            break;
nkeynes@2
   194
        case IDEDEV:
nkeynes@2
   195
            if( ide_can_write_regs() )
nkeynes@2
   196
                idereg.device = (uint8_t)val;
nkeynes@2
   197
            break;
nkeynes@2
   198
        case IDECMD:
nkeynes@2
   199
            if( ide_can_write_regs() ) {
nkeynes@2
   200
                ide_clear_interrupt();
nkeynes@2
   201
                ide_write_command( (uint8_t)val );
nkeynes@2
   202
            }
nkeynes@2
   203
            break;
nkeynes@2
   204
        default:
nkeynes@56
   205
	    WARN( "EXTDMA write %08X <= %08X", reg, val );
nkeynes@56
   206
nkeynes@2
   207
            MMIO_WRITE( EXTDMA, reg, val );
nkeynes@2
   208
    }
nkeynes@1
   209
}
nkeynes@1
   210
nkeynes@1
   211
MMIO_REGION_READ_FN( EXTDMA, reg )
nkeynes@1
   212
{
nkeynes@56
   213
    uint32_t val;
nkeynes@1
   214
    switch( reg ) {
nkeynes@2
   215
        case IDEALTSTATUS: return idereg.status;
nkeynes@2
   216
        case IDEDATA: return ide_read_data_pio( );
nkeynes@2
   217
        case IDEFEAT: return idereg.error;
nkeynes@2
   218
        case IDECOUNT:return idereg.count;
nkeynes@2
   219
        case IDELBA0: return idereg.disc;
nkeynes@2
   220
        case IDELBA1: return idereg.lba1;
nkeynes@2
   221
        case IDELBA2: return idereg.lba2;
nkeynes@2
   222
        case IDEDEV: return idereg.device;
nkeynes@2
   223
        case IDECMD:
nkeynes@2
   224
            ide_clear_interrupt();
nkeynes@2
   225
            return idereg.status;
nkeynes@1
   226
        default:
nkeynes@56
   227
	    val = MMIO_READ( EXTDMA, reg );
nkeynes@94
   228
	    //DEBUG( "EXTDMA read %08X => %08X", reg, val );
nkeynes@56
   229
	    return val;
nkeynes@1
   230
    }
nkeynes@1
   231
}
nkeynes@1
   232
.