Search
lxdream.org :: lxdream/src/gdrom/ide.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/gdrom/ide.h
changeset 240:9ae4bd697292
prev152:d42a4c5cc709
next245:a1d0655a88d3
author nkeynes
date Fri Dec 15 10:18:39 2006 +0000 (13 years ago)
permissions -rw-r--r--
last change Initial implementation of the NOP (00h) command
file annotate diff log raw
nkeynes@31
     1
/**
nkeynes@240
     2
 * $Id: ide.h,v 1.9 2006-12-15 10:18:39 nkeynes Exp $
nkeynes@2
     3
 *
nkeynes@31
     4
 * This file defines the interface and structures of the dreamcast's IDE 
nkeynes@31
     5
 * port. Note that the register definitions are in asic.h, as the registers
nkeynes@31
     6
 * fall into the general ASIC ranges (and I don't want to use smaller pages
nkeynes@31
     7
 * at this stage). The registers here are exactly as per the ATA 
nkeynes@31
     8
 * specifications, which makes things a little easier.
nkeynes@2
     9
 *
nkeynes@31
    10
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@31
    11
 *
nkeynes@31
    12
 * This program is free software; you can redistribute it and/or modify
nkeynes@31
    13
 * it under the terms of the GNU General Public License as published by
nkeynes@31
    14
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@31
    15
 * (at your option) any later version.
nkeynes@31
    16
 *
nkeynes@31
    17
 * This program is distributed in the hope that it will be useful,
nkeynes@31
    18
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@31
    19
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@31
    20
 * GNU General Public License for more details.
nkeynes@2
    21
 */
nkeynes@31
    22
nkeynes@2
    23
#ifndef dream_ide_H
nkeynes@2
    24
#define dream_ide_H 1
nkeynes@2
    25
nkeynes@2
    26
#include "dream.h"
nkeynes@2
    27
nkeynes@2
    28
struct ide_registers {
nkeynes@152
    29
    /* IDE interface registers */
nkeynes@2
    30
    uint8_t status;  /* A05F709C + A05F7018 Read-only */
nkeynes@2
    31
    uint8_t control; /* A05F7018 Write-only 01110 */
nkeynes@2
    32
    uint8_t error;   /* A05F7084 Read-only  10001 */
nkeynes@2
    33
    uint8_t feature; /* A05F7084 Write-only 10001 */
nkeynes@2
    34
    uint8_t count;   /* A05F7088 Read/Write 10010 */
nkeynes@2
    35
    uint8_t disc;    /* A05F708C Read-only 10011 */
nkeynes@2
    36
    uint8_t lba0;    /* A05F708C Write-only 10011 (NB: Presumed, TBV */
nkeynes@2
    37
    uint8_t lba1;    /* A05F7090 Read/Write 10100 */
nkeynes@2
    38
    uint8_t lba2;    /* A05F7094 Read/Write 10101 */
nkeynes@2
    39
    uint8_t device;  /* A05F7098 Read/Write 10110 */
nkeynes@2
    40
    uint8_t command; /* A05F709C Write-only 10111 */
nkeynes@152
    41
nkeynes@152
    42
    /* Internal IDE state */
nkeynes@138
    43
    uint8_t intrq_pending; /* Flag to indicate if the INTRQ line is active */
nkeynes@152
    44
    int state;
nkeynes@138
    45
nkeynes@152
    46
    /* Sense response for the last executed packet command */
nkeynes@152
    47
    unsigned char gdrom_sense[10];
nkeynes@152
    48
nkeynes@152
    49
nkeynes@152
    50
    /* offset in the buffer of the next word to read/write, or -1
nkeynes@152
    51
     * if inactive.
nkeynes@152
    52
     */ 
nkeynes@152
    53
    int data_offset;
nkeynes@152
    54
    int data_length;
nkeynes@152
    55
   
nkeynes@152
    56
    int block_length; /* Used to determine the transfer unit size */
nkeynes@152
    57
    int block_left; /* Bytes remaining in the current block */
nkeynes@2
    58
};
nkeynes@2
    59
nkeynes@152
    60
#define IDE_STATE_IDLE      0 
nkeynes@152
    61
#define IDE_STATE_CMD_WRITE 1
nkeynes@152
    62
#define IDE_STATE_PIO_READ  2
nkeynes@152
    63
#define IDE_STATE_PIO_WRITE 3
nkeynes@152
    64
#define IDE_STATE_DMA_READ  4
nkeynes@152
    65
#define IDE_STATE_DMA_WRITE 5
nkeynes@152
    66
#define IDE_STATE_BUSY      6
nkeynes@152
    67
nkeynes@152
    68
/* Flag bits */
nkeynes@152
    69
#define IDE_STATUS_BSY  0x80    /* Busy */
nkeynes@152
    70
#define IDE_STATUS_DRDY 0x40    /* Device ready */
nkeynes@152
    71
#define IDE_STATUS_DMRD 0x20    /* DMA Request */
nkeynes@152
    72
#define IDE_STATUS_SERV 0x10   
nkeynes@152
    73
#define IDE_STATUS_DRQ  0x08
nkeynes@152
    74
#define IDE_STATUS_CHK  0x01    /* Check condition (ie error) */
nkeynes@2
    75
nkeynes@149
    76
#define IDE_FEAT_DMA 0x01
nkeynes@149
    77
#define IDE_FEAT_OVL 0x02
nkeynes@149
    78
nkeynes@152
    79
#define IDE_COUNT_CD 0x01       /* Command (1)/Data (0) */
nkeynes@152
    80
#define IDE_COUNT_IO 0x02       /* Input (0)/Output (1) */
nkeynes@152
    81
#define IDE_COUNT_REL 0x04      /* Release device */
nkeynes@149
    82
nkeynes@149
    83
nkeynes@2
    84
#define IDE_CTL_RESET 0x04
nkeynes@2
    85
#define IDE_CTL_IRQEN 0x02 /* IRQ enabled when == 0 */
nkeynes@2
    86
nkeynes@240
    87
#define IDE_CMD_NOP 0x00
nkeynes@2
    88
#define IDE_CMD_RESET_DEVICE 0x08
nkeynes@2
    89
#define IDE_CMD_PACKET 0xA0
nkeynes@2
    90
#define IDE_CMD_IDENTIFY_PACKET_DEVICE 0xA1
nkeynes@2
    91
#define IDE_CMD_SERVICE 0xA2
nkeynes@2
    92
#define IDE_CMD_SET_FEATURE 0xEF
nkeynes@2
    93
nkeynes@47
    94
#define IDE_FEAT_SET_TRANSFER_MODE 0x03
nkeynes@47
    95
#define IDE_XFER_PIO        0x00
nkeynes@47
    96
#define IDE_XFER_PIO_FLOW   0x08
nkeynes@47
    97
#define IDE_XFER_MULTI_DMA  0x20
nkeynes@47
    98
#define IDE_XFER_ULTRA_DMA  0x40
nkeynes@47
    99
nkeynes@2
   100
extern struct ide_registers idereg;
nkeynes@2
   101
nkeynes@2
   102
/* Note: control can be written at any time - all other registers are writable
nkeynes@2
   103
 * only when ide_can_write_regs() is true
nkeynes@2
   104
 */
nkeynes@2
   105
#define ide_can_write_regs() ((idereg.status&0x88)==0)
nkeynes@125
   106
#define IS_IDE_IRQ_ENABLED() ((idereg.control&0x02)==0)
nkeynes@2
   107
nkeynes@2
   108
nkeynes@2
   109
uint16_t ide_read_data_pio(void);
nkeynes@152
   110
void ide_write_data_pio( uint16_t value );
nkeynes@152
   111
uint32_t ide_read_data_dma( uint32_t addr, uint32_t length );
nkeynes@125
   112
uint8_t ide_read_status(void);
nkeynes@125
   113
void ide_write_buffer( unsigned char *data, int length ); 
nkeynes@2
   114
nkeynes@2
   115
void ide_write_command( uint8_t command );
nkeynes@2
   116
void ide_write_control( uint8_t value );
nkeynes@152
   117
nkeynes@152
   118
void ide_dma_read_req( uint32_t addr, uint32_t length );
nkeynes@2
   119
#endif
.