nkeynes@387 | 1 | /**
|
nkeynes@561 | 2 | * $Id$
|
nkeynes@387 | 3 | *
|
nkeynes@387 | 4 | * Support module for collecting instruction stats
|
nkeynes@387 | 5 | *
|
nkeynes@387 | 6 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@387 | 7 | *
|
nkeynes@387 | 8 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@387 | 9 | * it under the terms of the GNU General Public License as published by
|
nkeynes@387 | 10 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@387 | 11 | * (at your option) any later version.
|
nkeynes@387 | 12 | *
|
nkeynes@387 | 13 | * This program is distributed in the hope that it will be useful,
|
nkeynes@387 | 14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@387 | 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@387 | 16 | * GNU General Public License for more details.
|
nkeynes@387 | 17 | */
|
nkeynes@387 | 18 |
|
nkeynes@387 | 19 | #include "dream.h"
|
nkeynes@730 | 20 | #include "sh4/sh4stat.h"
|
nkeynes@730 | 21 | #include "sh4/sh4core.h"
|
nkeynes@387 | 22 |
|
nkeynes@387 | 23 | static uint64_t sh4_stats[SH4_INSTRUCTION_COUNT+1];
|
nkeynes@387 | 24 | static uint64_t sh4_stats_total;
|
nkeynes@387 | 25 | static const char *sh4_stats_names[] = {
|
nkeynes@387 | 26 | "???",
|
nkeynes@387 | 27 | "ADD Rm, Rn",
|
nkeynes@387 | 28 | "ADD #imm, Rn",
|
nkeynes@387 | 29 | "ADDC Rm, Rn",
|
nkeynes@387 | 30 | "ADDV Rm, Rn",
|
nkeynes@387 | 31 | "AND Rm, Rn",
|
nkeynes@387 | 32 | "AND #imm, R0",
|
nkeynes@387 | 33 | "AND.B #imm, @(R0, GBR)",
|
nkeynes@387 | 34 | "BF disp",
|
nkeynes@387 | 35 | "BF/S disp",
|
nkeynes@387 | 36 | "BRA disp",
|
nkeynes@387 | 37 | "BRAF Rn",
|
nkeynes@387 | 38 | "BSR disp",
|
nkeynes@387 | 39 | "BSRF Rn",
|
nkeynes@387 | 40 | "BT disp",
|
nkeynes@387 | 41 | "BT/S disp",
|
nkeynes@387 | 42 | "CLRMAC",
|
nkeynes@387 | 43 | "CLRS",
|
nkeynes@387 | 44 | "CLRT",
|
nkeynes@387 | 45 | "CMP/EQ Rm, Rn",
|
nkeynes@387 | 46 | "CMP/EQ #imm, R0",
|
nkeynes@387 | 47 | "CMP/GE Rm, Rn",
|
nkeynes@387 | 48 | "CMP/GT Rm, Rn",
|
nkeynes@387 | 49 | "CMP/HI Rm, Rn",
|
nkeynes@387 | 50 | "CMP/HS Rm, Rn",
|
nkeynes@387 | 51 | "CMP/PL Rn",
|
nkeynes@387 | 52 | "CMP/PZ Rn",
|
nkeynes@387 | 53 | "CMP/STR Rm, Rn",
|
nkeynes@387 | 54 | "DIV0S Rm, Rn",
|
nkeynes@387 | 55 | "DIV0U",
|
nkeynes@387 | 56 | "DIV1 Rm, Rn",
|
nkeynes@387 | 57 | "DMULS.L Rm, Rn",
|
nkeynes@387 | 58 | "DMULU.L Rm, Rn",
|
nkeynes@387 | 59 | "DT Rn",
|
nkeynes@387 | 60 | "EXTS.B Rm, Rn",
|
nkeynes@387 | 61 | "EXTS.W Rm, Rn",
|
nkeynes@387 | 62 | "EXTU.B Rm, Rn",
|
nkeynes@387 | 63 | "EXTU.W Rm, Rn",
|
nkeynes@387 | 64 | "FABS FRn",
|
nkeynes@387 | 65 | "FADD FRm, FRn",
|
nkeynes@387 | 66 | "FCMP/EQ FRm, FRn",
|
nkeynes@387 | 67 | "FCMP/GT FRm, FRn",
|
nkeynes@387 | 68 | "FCNVDS FRm, FPUL",
|
nkeynes@387 | 69 | "FCNVSD FPUL, FRn",
|
nkeynes@387 | 70 | "FDIV FRm, FRn",
|
nkeynes@387 | 71 | "FIPR FVm, FVn",
|
nkeynes@387 | 72 | "FLDS FRm, FPUL",
|
nkeynes@387 | 73 | "FLDI0 FRn",
|
nkeynes@387 | 74 | "FLDI1 FRn",
|
nkeynes@387 | 75 | "FLOAT FPUL, FRn",
|
nkeynes@387 | 76 | "FMAC FR0, FRm, FRn",
|
nkeynes@387 | 77 | "FMOV FRm, FRn",
|
nkeynes@387 | 78 | "FMOV FRm, @Rn",
|
nkeynes@387 | 79 | "FMOV FRm, @-Rn",
|
nkeynes@387 | 80 | "FMOV FRm, @(R0, Rn)",
|
nkeynes@387 | 81 | "FMOV @Rm, FRn",
|
nkeynes@387 | 82 | "FMOV @Rm+, FRn",
|
nkeynes@387 | 83 | "FMOV @(R0, Rm), FRn",
|
nkeynes@387 | 84 | "FMUL FRm, FRn",
|
nkeynes@387 | 85 | "FNEG FRn",
|
nkeynes@387 | 86 | "FRCHG",
|
nkeynes@387 | 87 | "FSCA FPUL, FRn",
|
nkeynes@387 | 88 | "FSCHG",
|
nkeynes@387 | 89 | "FSQRT FRn",
|
nkeynes@387 | 90 | "FSRRA FRn",
|
nkeynes@387 | 91 | "FSTS FPUL, FRn",
|
nkeynes@387 | 92 | "FSUB FRm, FRn",
|
nkeynes@387 | 93 | "FTRC FRm, FPUL",
|
nkeynes@387 | 94 | "FTRV XMTRX, FVn",
|
nkeynes@387 | 95 | "JMP @Rn",
|
nkeynes@387 | 96 | "JSR @Rn",
|
nkeynes@387 | 97 | "LDC Rm, SR",
|
nkeynes@387 | 98 | "LDC Rm, *",
|
nkeynes@387 | 99 | "LDC.L @Rm+, SR",
|
nkeynes@387 | 100 | "LDC.L @Rm+, *",
|
nkeynes@673 | 101 | "LDS Rm, FPSCR",
|
nkeynes@387 | 102 | "LDS Rm, *",
|
nkeynes@673 | 103 | "LDS.L @Rm+, FPSCR",
|
nkeynes@387 | 104 | "LDS.L @Rm+, *",
|
nkeynes@387 | 105 | "LDTLB",
|
nkeynes@387 | 106 | "MAC.L @Rm+, @Rn+",
|
nkeynes@387 | 107 | "MAC.W @Rm+, @Rn+",
|
nkeynes@387 | 108 | "MOV Rm, Rn",
|
nkeynes@387 | 109 | "MOV #imm, Rn",
|
nkeynes@387 | 110 | "MOV.B ...",
|
nkeynes@387 | 111 | "MOV.L ...",
|
nkeynes@387 | 112 | "MOV.L @(disp, PC)",
|
nkeynes@387 | 113 | "MOV.W ...",
|
nkeynes@387 | 114 | "MOVA @(disp, PC), R0",
|
nkeynes@387 | 115 | "MOVCA.L R0, @Rn",
|
nkeynes@387 | 116 | "MOVT Rn",
|
nkeynes@387 | 117 | "MUL.L Rm, Rn",
|
nkeynes@387 | 118 | "MULS.W Rm, Rn",
|
nkeynes@387 | 119 | "MULU.W Rm, Rn",
|
nkeynes@387 | 120 | "NEG Rm, Rn",
|
nkeynes@387 | 121 | "NEGC Rm, Rn",
|
nkeynes@387 | 122 | "NOP",
|
nkeynes@387 | 123 | "NOT Rm, Rn",
|
nkeynes@387 | 124 | "OCBI @Rn",
|
nkeynes@387 | 125 | "OCBP @Rn",
|
nkeynes@387 | 126 | "OCBWB @Rn",
|
nkeynes@387 | 127 | "OR Rm, Rn",
|
nkeynes@387 | 128 | "OR #imm, R0",
|
nkeynes@387 | 129 | "OR.B #imm, @(R0, GBR)",
|
nkeynes@387 | 130 | "PREF @Rn",
|
nkeynes@387 | 131 | "ROTCL Rn",
|
nkeynes@387 | 132 | "ROTCR Rn",
|
nkeynes@387 | 133 | "ROTL Rn",
|
nkeynes@387 | 134 | "ROTR Rn",
|
nkeynes@387 | 135 | "RTE",
|
nkeynes@387 | 136 | "RTS",
|
nkeynes@387 | 137 | "SETS",
|
nkeynes@387 | 138 | "SETT",
|
nkeynes@387 | 139 | "SHAD Rm, Rn",
|
nkeynes@387 | 140 | "SHAL Rn",
|
nkeynes@387 | 141 | "SHAR Rn",
|
nkeynes@387 | 142 | "SHLD Rm, Rn",
|
nkeynes@387 | 143 | "SHLL* Rn",
|
nkeynes@387 | 144 | "SHLR* Rn",
|
nkeynes@387 | 145 | "SLEEP",
|
nkeynes@387 | 146 | "STC SR, Rn",
|
nkeynes@387 | 147 | "STC *, Rn",
|
nkeynes@387 | 148 | "STC.L SR, @-Rn",
|
nkeynes@387 | 149 | "STC.L *, @-Rn",
|
nkeynes@673 | 150 | "STS FPSCR, Rn",
|
nkeynes@387 | 151 | "STS *, Rn",
|
nkeynes@673 | 152 | "STS.L FPSCR, @-Rn",
|
nkeynes@387 | 153 | "STS.L *, @-Rn",
|
nkeynes@387 | 154 | "SUB Rm, Rn",
|
nkeynes@387 | 155 | "SUBC Rm, Rn",
|
nkeynes@387 | 156 | "SUBV Rm, Rn",
|
nkeynes@387 | 157 | "SWAP.B Rm, Rn",
|
nkeynes@387 | 158 | "SWAP.W Rm, Rn",
|
nkeynes@387 | 159 | "TAS.B @Rn",
|
nkeynes@387 | 160 | "TRAPA #imm",
|
nkeynes@387 | 161 | "TST Rm, Rn",
|
nkeynes@387 | 162 | "TST #imm, R0",
|
nkeynes@387 | 163 | "TST.B #imm, @(R0, GBR)",
|
nkeynes@387 | 164 | "XOR Rm, Rn",
|
nkeynes@387 | 165 | "XOR #imm, R0",
|
nkeynes@387 | 166 | "XOR.B #imm, @(R0, GBR)",
|
nkeynes@387 | 167 | "XTRCT Rm, Rn",
|
nkeynes@387 | 168 | "UNDEF"
|
nkeynes@387 | 169 | };
|
nkeynes@387 | 170 |
|
nkeynes@387 | 171 | void sh4_stats_reset( void )
|
nkeynes@387 | 172 | {
|
nkeynes@387 | 173 | int i;
|
nkeynes@387 | 174 | for( i=0; i<= I_UNDEF; i++ ) {
|
nkeynes@387 | 175 | sh4_stats[i] = 0;
|
nkeynes@387 | 176 | }
|
nkeynes@387 | 177 | sh4_stats_total = 0;
|
nkeynes@387 | 178 | }
|
nkeynes@387 | 179 |
|
nkeynes@387 | 180 | void sh4_stats_print( FILE *out )
|
nkeynes@387 | 181 | {
|
nkeynes@387 | 182 | int i;
|
nkeynes@387 | 183 | for( i=0; i<= I_UNDEF; i++ ) {
|
nkeynes@500 | 184 | fprintf( out, "%-20s\t%d\t%.2f%%\n", sh4_stats_names[i], (uint32_t)sh4_stats[i], ((double)sh4_stats[i])*100.0/(double)sh4_stats_total );
|
nkeynes@387 | 185 | }
|
nkeynes@500 | 186 | fprintf( out, "Total: %lld\n", sh4_stats_total );
|
nkeynes@387 | 187 | }
|
nkeynes@387 | 188 |
|
nkeynes@671 | 189 | void sh4_stats_add( sh4_inst_id item )
|
nkeynes@671 | 190 | {
|
nkeynes@671 | 191 | sh4_stats[item]++;
|
nkeynes@671 | 192 | sh4_stats_total++;
|
nkeynes@671 | 193 | }
|
nkeynes@671 | 194 |
|
nkeynes@671 | 195 | void sh4_stats_add_by_pc( uint32_t pc )
|
nkeynes@387 | 196 | {
|
nkeynes@387 | 197 | uint16_t ir = sh4_read_word(pc);
|
nkeynes@387 | 198 | #define UNDEF() sh4_stats[0]++
|
nkeynes@387 | 199 | switch( (ir&0xF000) >> 12 ) {
|
nkeynes@387 | 200 | case 0x0:
|
nkeynes@387 | 201 | switch( ir&0xF ) {
|
nkeynes@387 | 202 | case 0x2:
|
nkeynes@387 | 203 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@387 | 204 | case 0x0:
|
nkeynes@387 | 205 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@387 | 206 | case 0x0:
|
nkeynes@387 | 207 | { /* STC SR, Rn */
|
nkeynes@387 | 208 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 209 | sh4_stats[I_STCSR]++;
|
nkeynes@387 | 210 | }
|
nkeynes@387 | 211 | break;
|
nkeynes@387 | 212 | case 0x1:
|
nkeynes@387 | 213 | { /* STC GBR, Rn */
|
nkeynes@387 | 214 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 215 | sh4_stats[I_STC]++;
|
nkeynes@387 | 216 | }
|
nkeynes@387 | 217 | break;
|
nkeynes@387 | 218 | case 0x2:
|
nkeynes@387 | 219 | { /* STC VBR, Rn */
|
nkeynes@387 | 220 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 221 | sh4_stats[I_STC]++;
|
nkeynes@387 | 222 | }
|
nkeynes@387 | 223 | break;
|
nkeynes@387 | 224 | case 0x3:
|
nkeynes@387 | 225 | { /* STC SSR, Rn */
|
nkeynes@387 | 226 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 227 | sh4_stats[I_STC]++;
|
nkeynes@387 | 228 | }
|
nkeynes@387 | 229 | break;
|
nkeynes@387 | 230 | case 0x4:
|
nkeynes@387 | 231 | { /* STC SPC, Rn */
|
nkeynes@387 | 232 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 233 | sh4_stats[I_STC]++;
|
nkeynes@387 | 234 | }
|
nkeynes@387 | 235 | break;
|
nkeynes@387 | 236 | default:
|
nkeynes@387 | 237 | UNDEF();
|
nkeynes@387 | 238 | break;
|
nkeynes@387 | 239 | }
|
nkeynes@387 | 240 | break;
|
nkeynes@387 | 241 | case 0x1:
|
nkeynes@387 | 242 | { /* STC Rm_BANK, Rn */
|
nkeynes@387 | 243 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
|
nkeynes@387 | 244 | sh4_stats[I_STC]++;
|
nkeynes@387 | 245 | }
|
nkeynes@387 | 246 | break;
|
nkeynes@387 | 247 | }
|
nkeynes@387 | 248 | break;
|
nkeynes@387 | 249 | case 0x3:
|
nkeynes@387 | 250 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 251 | case 0x0:
|
nkeynes@387 | 252 | { /* BSRF Rn */
|
nkeynes@387 | 253 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 254 | sh4_stats[I_BSRF]++;
|
nkeynes@387 | 255 | }
|
nkeynes@387 | 256 | break;
|
nkeynes@387 | 257 | case 0x2:
|
nkeynes@387 | 258 | { /* BRAF Rn */
|
nkeynes@387 | 259 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 260 | sh4_stats[I_BRAF]++;
|
nkeynes@387 | 261 | }
|
nkeynes@387 | 262 | break;
|
nkeynes@387 | 263 | case 0x8:
|
nkeynes@387 | 264 | { /* PREF @Rn */
|
nkeynes@387 | 265 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 266 | sh4_stats[I_PREF]++;
|
nkeynes@387 | 267 | }
|
nkeynes@387 | 268 | break;
|
nkeynes@387 | 269 | case 0x9:
|
nkeynes@387 | 270 | { /* OCBI @Rn */
|
nkeynes@387 | 271 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 272 | sh4_stats[I_OCBI]++;
|
nkeynes@387 | 273 | }
|
nkeynes@387 | 274 | break;
|
nkeynes@387 | 275 | case 0xA:
|
nkeynes@387 | 276 | { /* OCBP @Rn */
|
nkeynes@387 | 277 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 278 | sh4_stats[I_OCBP]++;
|
nkeynes@387 | 279 | }
|
nkeynes@387 | 280 | break;
|
nkeynes@387 | 281 | case 0xB:
|
nkeynes@387 | 282 | { /* OCBWB @Rn */
|
nkeynes@387 | 283 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 284 | sh4_stats[I_OCBWB]++;
|
nkeynes@387 | 285 | }
|
nkeynes@387 | 286 | break;
|
nkeynes@387 | 287 | case 0xC:
|
nkeynes@387 | 288 | { /* MOVCA.L R0, @Rn */
|
nkeynes@387 | 289 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 290 | sh4_stats[I_MOVCA]++;
|
nkeynes@387 | 291 | }
|
nkeynes@387 | 292 | break;
|
nkeynes@387 | 293 | default:
|
nkeynes@387 | 294 | UNDEF();
|
nkeynes@387 | 295 | break;
|
nkeynes@387 | 296 | }
|
nkeynes@387 | 297 | break;
|
nkeynes@387 | 298 | case 0x4:
|
nkeynes@387 | 299 | { /* MOV.B Rm, @(R0, Rn) */
|
nkeynes@387 | 300 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 301 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 302 | }
|
nkeynes@387 | 303 | break;
|
nkeynes@387 | 304 | case 0x5:
|
nkeynes@387 | 305 | { /* MOV.W Rm, @(R0, Rn) */
|
nkeynes@387 | 306 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 307 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 308 | }
|
nkeynes@387 | 309 | break;
|
nkeynes@387 | 310 | case 0x6:
|
nkeynes@387 | 311 | { /* MOV.L Rm, @(R0, Rn) */
|
nkeynes@387 | 312 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 313 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 314 | }
|
nkeynes@387 | 315 | break;
|
nkeynes@387 | 316 | case 0x7:
|
nkeynes@387 | 317 | { /* MUL.L Rm, Rn */
|
nkeynes@387 | 318 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 319 | sh4_stats[I_MULL]++;
|
nkeynes@387 | 320 | }
|
nkeynes@387 | 321 | break;
|
nkeynes@387 | 322 | case 0x8:
|
nkeynes@387 | 323 | switch( (ir&0xFF0) >> 4 ) {
|
nkeynes@387 | 324 | case 0x0:
|
nkeynes@387 | 325 | { /* CLRT */
|
nkeynes@387 | 326 | sh4_stats[I_CLRT]++;
|
nkeynes@387 | 327 | }
|
nkeynes@387 | 328 | break;
|
nkeynes@387 | 329 | case 0x1:
|
nkeynes@387 | 330 | { /* SETT */
|
nkeynes@387 | 331 | sh4_stats[I_SETT]++;
|
nkeynes@387 | 332 | }
|
nkeynes@387 | 333 | break;
|
nkeynes@387 | 334 | case 0x2:
|
nkeynes@387 | 335 | { /* CLRMAC */
|
nkeynes@387 | 336 | sh4_stats[I_CLRMAC]++;
|
nkeynes@387 | 337 | }
|
nkeynes@387 | 338 | break;
|
nkeynes@387 | 339 | case 0x3:
|
nkeynes@387 | 340 | { /* LDTLB */
|
nkeynes@387 | 341 | sh4_stats[I_LDTLB]++;
|
nkeynes@387 | 342 | }
|
nkeynes@387 | 343 | break;
|
nkeynes@387 | 344 | case 0x4:
|
nkeynes@387 | 345 | { /* CLRS */
|
nkeynes@387 | 346 | sh4_stats[I_CLRS]++;
|
nkeynes@387 | 347 | }
|
nkeynes@387 | 348 | break;
|
nkeynes@387 | 349 | case 0x5:
|
nkeynes@387 | 350 | { /* SETS */
|
nkeynes@387 | 351 | sh4_stats[I_SETS]++;
|
nkeynes@387 | 352 | }
|
nkeynes@387 | 353 | break;
|
nkeynes@387 | 354 | default:
|
nkeynes@387 | 355 | UNDEF();
|
nkeynes@387 | 356 | break;
|
nkeynes@387 | 357 | }
|
nkeynes@387 | 358 | break;
|
nkeynes@387 | 359 | case 0x9:
|
nkeynes@387 | 360 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 361 | case 0x0:
|
nkeynes@387 | 362 | { /* NOP */
|
nkeynes@387 | 363 | sh4_stats[I_NOP]++;
|
nkeynes@387 | 364 | }
|
nkeynes@387 | 365 | break;
|
nkeynes@387 | 366 | case 0x1:
|
nkeynes@387 | 367 | { /* DIV0U */
|
nkeynes@387 | 368 | sh4_stats[I_DIV0U]++;
|
nkeynes@387 | 369 | }
|
nkeynes@387 | 370 | break;
|
nkeynes@387 | 371 | case 0x2:
|
nkeynes@387 | 372 | { /* MOVT Rn */
|
nkeynes@387 | 373 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 374 | sh4_stats[I_MOVT]++;
|
nkeynes@387 | 375 | }
|
nkeynes@387 | 376 | break;
|
nkeynes@387 | 377 | default:
|
nkeynes@387 | 378 | UNDEF();
|
nkeynes@387 | 379 | break;
|
nkeynes@387 | 380 | }
|
nkeynes@387 | 381 | break;
|
nkeynes@387 | 382 | case 0xA:
|
nkeynes@387 | 383 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 384 | case 0x0:
|
nkeynes@387 | 385 | { /* STS MACH, Rn */
|
nkeynes@387 | 386 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 387 | sh4_stats[I_STS]++;
|
nkeynes@387 | 388 | }
|
nkeynes@387 | 389 | break;
|
nkeynes@387 | 390 | case 0x1:
|
nkeynes@387 | 391 | { /* STS MACL, Rn */
|
nkeynes@387 | 392 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 393 | sh4_stats[I_STS]++;
|
nkeynes@387 | 394 | }
|
nkeynes@387 | 395 | break;
|
nkeynes@387 | 396 | case 0x2:
|
nkeynes@387 | 397 | { /* STS PR, Rn */
|
nkeynes@387 | 398 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 399 | sh4_stats[I_STS]++;
|
nkeynes@387 | 400 | }
|
nkeynes@387 | 401 | break;
|
nkeynes@387 | 402 | case 0x3:
|
nkeynes@387 | 403 | { /* STC SGR, Rn */
|
nkeynes@387 | 404 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 405 | sh4_stats[I_STC]++;
|
nkeynes@387 | 406 | }
|
nkeynes@387 | 407 | break;
|
nkeynes@387 | 408 | case 0x5:
|
nkeynes@387 | 409 | { /* STS FPUL, Rn */
|
nkeynes@387 | 410 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 411 | sh4_stats[I_STS]++;
|
nkeynes@387 | 412 | }
|
nkeynes@387 | 413 | break;
|
nkeynes@387 | 414 | case 0x6:
|
nkeynes@387 | 415 | { /* STS FPSCR, Rn */
|
nkeynes@387 | 416 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@673 | 417 | sh4_stats[I_STSFPSCR]++;
|
nkeynes@387 | 418 | }
|
nkeynes@387 | 419 | break;
|
nkeynes@387 | 420 | case 0xF:
|
nkeynes@387 | 421 | { /* STC DBR, Rn */
|
nkeynes@387 | 422 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 423 | sh4_stats[I_STC]++;
|
nkeynes@387 | 424 | }
|
nkeynes@387 | 425 | break;
|
nkeynes@387 | 426 | default:
|
nkeynes@387 | 427 | UNDEF();
|
nkeynes@387 | 428 | break;
|
nkeynes@387 | 429 | }
|
nkeynes@387 | 430 | break;
|
nkeynes@387 | 431 | case 0xB:
|
nkeynes@387 | 432 | switch( (ir&0xFF0) >> 4 ) {
|
nkeynes@387 | 433 | case 0x0:
|
nkeynes@387 | 434 | { /* RTS */
|
nkeynes@387 | 435 | sh4_stats[I_RTS]++;
|
nkeynes@387 | 436 | }
|
nkeynes@387 | 437 | break;
|
nkeynes@387 | 438 | case 0x1:
|
nkeynes@387 | 439 | { /* SLEEP */
|
nkeynes@387 | 440 | sh4_stats[I_SLEEP]++;
|
nkeynes@387 | 441 | }
|
nkeynes@387 | 442 | break;
|
nkeynes@387 | 443 | case 0x2:
|
nkeynes@387 | 444 | { /* RTE */
|
nkeynes@387 | 445 | sh4_stats[I_RTE]++;
|
nkeynes@387 | 446 | }
|
nkeynes@387 | 447 | break;
|
nkeynes@387 | 448 | default:
|
nkeynes@387 | 449 | UNDEF();
|
nkeynes@387 | 450 | break;
|
nkeynes@387 | 451 | }
|
nkeynes@387 | 452 | break;
|
nkeynes@387 | 453 | case 0xC:
|
nkeynes@387 | 454 | { /* MOV.B @(R0, Rm), Rn */
|
nkeynes@387 | 455 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 456 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 457 | }
|
nkeynes@387 | 458 | break;
|
nkeynes@387 | 459 | case 0xD:
|
nkeynes@387 | 460 | { /* MOV.W @(R0, Rm), Rn */
|
nkeynes@387 | 461 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 462 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 463 | }
|
nkeynes@387 | 464 | break;
|
nkeynes@387 | 465 | case 0xE:
|
nkeynes@387 | 466 | { /* MOV.L @(R0, Rm), Rn */
|
nkeynes@387 | 467 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 468 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 469 | }
|
nkeynes@387 | 470 | break;
|
nkeynes@387 | 471 | case 0xF:
|
nkeynes@387 | 472 | { /* MAC.L @Rm+, @Rn+ */
|
nkeynes@387 | 473 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 474 | sh4_stats[I_MACL]++;
|
nkeynes@387 | 475 | }
|
nkeynes@387 | 476 | break;
|
nkeynes@387 | 477 | default:
|
nkeynes@387 | 478 | UNDEF();
|
nkeynes@387 | 479 | break;
|
nkeynes@387 | 480 | }
|
nkeynes@387 | 481 | break;
|
nkeynes@387 | 482 | case 0x1:
|
nkeynes@387 | 483 | { /* MOV.L Rm, @(disp, Rn) */
|
nkeynes@387 | 484 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
|
nkeynes@387 | 485 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 486 | }
|
nkeynes@387 | 487 | break;
|
nkeynes@387 | 488 | case 0x2:
|
nkeynes@387 | 489 | switch( ir&0xF ) {
|
nkeynes@387 | 490 | case 0x0:
|
nkeynes@387 | 491 | { /* MOV.B Rm, @Rn */
|
nkeynes@387 | 492 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 493 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 494 | }
|
nkeynes@387 | 495 | break;
|
nkeynes@387 | 496 | case 0x1:
|
nkeynes@387 | 497 | { /* MOV.W Rm, @Rn */
|
nkeynes@387 | 498 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 499 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 500 | }
|
nkeynes@387 | 501 | break;
|
nkeynes@387 | 502 | case 0x2:
|
nkeynes@387 | 503 | { /* MOV.L Rm, @Rn */
|
nkeynes@387 | 504 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 505 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 506 | }
|
nkeynes@387 | 507 | break;
|
nkeynes@387 | 508 | case 0x4:
|
nkeynes@387 | 509 | { /* MOV.B Rm, @-Rn */
|
nkeynes@387 | 510 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 511 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 512 | }
|
nkeynes@387 | 513 | break;
|
nkeynes@387 | 514 | case 0x5:
|
nkeynes@387 | 515 | { /* MOV.W Rm, @-Rn */
|
nkeynes@387 | 516 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 517 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 518 | }
|
nkeynes@387 | 519 | break;
|
nkeynes@387 | 520 | case 0x6:
|
nkeynes@387 | 521 | { /* MOV.L Rm, @-Rn */
|
nkeynes@387 | 522 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 523 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 524 | }
|
nkeynes@387 | 525 | break;
|
nkeynes@387 | 526 | case 0x7:
|
nkeynes@387 | 527 | { /* DIV0S Rm, Rn */
|
nkeynes@387 | 528 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 529 | sh4_stats[I_DIV0S]++;
|
nkeynes@387 | 530 | }
|
nkeynes@387 | 531 | break;
|
nkeynes@387 | 532 | case 0x8:
|
nkeynes@387 | 533 | { /* TST Rm, Rn */
|
nkeynes@387 | 534 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 535 | sh4_stats[I_TST]++;
|
nkeynes@387 | 536 | }
|
nkeynes@387 | 537 | break;
|
nkeynes@387 | 538 | case 0x9:
|
nkeynes@387 | 539 | { /* AND Rm, Rn */
|
nkeynes@387 | 540 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 541 | sh4_stats[I_AND]++;
|
nkeynes@387 | 542 | }
|
nkeynes@387 | 543 | break;
|
nkeynes@387 | 544 | case 0xA:
|
nkeynes@387 | 545 | { /* XOR Rm, Rn */
|
nkeynes@387 | 546 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 547 | sh4_stats[I_XOR]++;
|
nkeynes@387 | 548 | }
|
nkeynes@387 | 549 | break;
|
nkeynes@387 | 550 | case 0xB:
|
nkeynes@387 | 551 | { /* OR Rm, Rn */
|
nkeynes@387 | 552 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 553 | sh4_stats[I_OR]++;
|
nkeynes@387 | 554 | }
|
nkeynes@387 | 555 | break;
|
nkeynes@387 | 556 | case 0xC:
|
nkeynes@387 | 557 | { /* CMP/STR Rm, Rn */
|
nkeynes@387 | 558 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 559 | sh4_stats[I_CMPSTR]++;
|
nkeynes@387 | 560 | }
|
nkeynes@387 | 561 | break;
|
nkeynes@387 | 562 | case 0xD:
|
nkeynes@387 | 563 | { /* XTRCT Rm, Rn */
|
nkeynes@387 | 564 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 565 | sh4_stats[I_XTRCT]++;
|
nkeynes@387 | 566 | }
|
nkeynes@387 | 567 | break;
|
nkeynes@387 | 568 | case 0xE:
|
nkeynes@387 | 569 | { /* MULU.W Rm, Rn */
|
nkeynes@387 | 570 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 571 | sh4_stats[I_MULUW]++;
|
nkeynes@387 | 572 | }
|
nkeynes@387 | 573 | break;
|
nkeynes@387 | 574 | case 0xF:
|
nkeynes@387 | 575 | { /* MULS.W Rm, Rn */
|
nkeynes@387 | 576 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 577 | sh4_stats[I_MULSW]++;
|
nkeynes@387 | 578 | }
|
nkeynes@387 | 579 | break;
|
nkeynes@387 | 580 | default:
|
nkeynes@387 | 581 | UNDEF();
|
nkeynes@387 | 582 | break;
|
nkeynes@387 | 583 | }
|
nkeynes@387 | 584 | break;
|
nkeynes@387 | 585 | case 0x3:
|
nkeynes@387 | 586 | switch( ir&0xF ) {
|
nkeynes@387 | 587 | case 0x0:
|
nkeynes@387 | 588 | { /* CMP/EQ Rm, Rn */
|
nkeynes@387 | 589 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 590 | sh4_stats[I_CMPEQ]++;
|
nkeynes@387 | 591 | }
|
nkeynes@387 | 592 | break;
|
nkeynes@387 | 593 | case 0x2:
|
nkeynes@387 | 594 | { /* CMP/HS Rm, Rn */
|
nkeynes@387 | 595 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 596 | sh4_stats[I_CMPHS]++;
|
nkeynes@387 | 597 | }
|
nkeynes@387 | 598 | break;
|
nkeynes@387 | 599 | case 0x3:
|
nkeynes@387 | 600 | { /* CMP/GE Rm, Rn */
|
nkeynes@387 | 601 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 602 | sh4_stats[I_CMPGE]++;
|
nkeynes@387 | 603 | }
|
nkeynes@387 | 604 | break;
|
nkeynes@387 | 605 | case 0x4:
|
nkeynes@387 | 606 | { /* DIV1 Rm, Rn */
|
nkeynes@387 | 607 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 608 | sh4_stats[I_DIV1]++;
|
nkeynes@387 | 609 | }
|
nkeynes@387 | 610 | break;
|
nkeynes@387 | 611 | case 0x5:
|
nkeynes@387 | 612 | { /* DMULU.L Rm, Rn */
|
nkeynes@387 | 613 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 614 | sh4_stats[I_DMULU]++;
|
nkeynes@387 | 615 | }
|
nkeynes@387 | 616 | break;
|
nkeynes@387 | 617 | case 0x6:
|
nkeynes@387 | 618 | { /* CMP/HI Rm, Rn */
|
nkeynes@387 | 619 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 620 | sh4_stats[I_CMPHI]++;
|
nkeynes@387 | 621 | }
|
nkeynes@387 | 622 | break;
|
nkeynes@387 | 623 | case 0x7:
|
nkeynes@387 | 624 | { /* CMP/GT Rm, Rn */
|
nkeynes@387 | 625 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 626 | sh4_stats[I_CMPGT]++;
|
nkeynes@387 | 627 | }
|
nkeynes@387 | 628 | break;
|
nkeynes@387 | 629 | case 0x8:
|
nkeynes@387 | 630 | { /* SUB Rm, Rn */
|
nkeynes@387 | 631 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 632 | sh4_stats[I_SUB]++;
|
nkeynes@387 | 633 | }
|
nkeynes@387 | 634 | break;
|
nkeynes@387 | 635 | case 0xA:
|
nkeynes@387 | 636 | { /* SUBC Rm, Rn */
|
nkeynes@387 | 637 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 638 | sh4_stats[I_SUBC]++;
|
nkeynes@387 | 639 | }
|
nkeynes@387 | 640 | break;
|
nkeynes@387 | 641 | case 0xB:
|
nkeynes@387 | 642 | { /* SUBV Rm, Rn */
|
nkeynes@387 | 643 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 644 | sh4_stats[I_SUBV]++;
|
nkeynes@387 | 645 | }
|
nkeynes@387 | 646 | break;
|
nkeynes@387 | 647 | case 0xC:
|
nkeynes@387 | 648 | { /* ADD Rm, Rn */
|
nkeynes@387 | 649 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 650 | sh4_stats[I_ADD]++;
|
nkeynes@387 | 651 | }
|
nkeynes@387 | 652 | break;
|
nkeynes@387 | 653 | case 0xD:
|
nkeynes@387 | 654 | { /* DMULS.L Rm, Rn */
|
nkeynes@387 | 655 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 656 | sh4_stats[I_DMULS]++;
|
nkeynes@387 | 657 | }
|
nkeynes@387 | 658 | break;
|
nkeynes@387 | 659 | case 0xE:
|
nkeynes@387 | 660 | { /* ADDC Rm, Rn */
|
nkeynes@387 | 661 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 662 | sh4_stats[I_ADDC]++;
|
nkeynes@387 | 663 | }
|
nkeynes@387 | 664 | break;
|
nkeynes@387 | 665 | case 0xF:
|
nkeynes@387 | 666 | { /* ADDV Rm, Rn */
|
nkeynes@387 | 667 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 668 | sh4_stats[I_ADDV]++;
|
nkeynes@387 | 669 | }
|
nkeynes@387 | 670 | break;
|
nkeynes@387 | 671 | default:
|
nkeynes@387 | 672 | UNDEF();
|
nkeynes@387 | 673 | break;
|
nkeynes@387 | 674 | }
|
nkeynes@387 | 675 | break;
|
nkeynes@387 | 676 | case 0x4:
|
nkeynes@387 | 677 | switch( ir&0xF ) {
|
nkeynes@387 | 678 | case 0x0:
|
nkeynes@387 | 679 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 680 | case 0x0:
|
nkeynes@387 | 681 | { /* SHLL Rn */
|
nkeynes@387 | 682 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 683 | sh4_stats[I_SHLL]++;
|
nkeynes@387 | 684 | }
|
nkeynes@387 | 685 | break;
|
nkeynes@387 | 686 | case 0x1:
|
nkeynes@387 | 687 | { /* DT Rn */
|
nkeynes@387 | 688 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 689 | sh4_stats[I_DT]++;
|
nkeynes@387 | 690 | }
|
nkeynes@387 | 691 | break;
|
nkeynes@387 | 692 | case 0x2:
|
nkeynes@387 | 693 | { /* SHAL Rn */
|
nkeynes@387 | 694 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 695 | sh4_stats[I_SHAL]++;
|
nkeynes@387 | 696 | }
|
nkeynes@387 | 697 | break;
|
nkeynes@387 | 698 | default:
|
nkeynes@387 | 699 | UNDEF();
|
nkeynes@387 | 700 | break;
|
nkeynes@387 | 701 | }
|
nkeynes@387 | 702 | break;
|
nkeynes@387 | 703 | case 0x1:
|
nkeynes@387 | 704 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 705 | case 0x0:
|
nkeynes@387 | 706 | { /* SHLR Rn */
|
nkeynes@387 | 707 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 708 | sh4_stats[I_SHLR]++;
|
nkeynes@387 | 709 | }
|
nkeynes@387 | 710 | break;
|
nkeynes@387 | 711 | case 0x1:
|
nkeynes@387 | 712 | { /* CMP/PZ Rn */
|
nkeynes@387 | 713 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 714 | sh4_stats[I_CMPPZ]++;
|
nkeynes@387 | 715 | }
|
nkeynes@387 | 716 | break;
|
nkeynes@387 | 717 | case 0x2:
|
nkeynes@387 | 718 | { /* SHAR Rn */
|
nkeynes@387 | 719 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 720 | sh4_stats[I_SHAR]++;
|
nkeynes@387 | 721 | }
|
nkeynes@387 | 722 | break;
|
nkeynes@387 | 723 | default:
|
nkeynes@387 | 724 | UNDEF();
|
nkeynes@387 | 725 | break;
|
nkeynes@387 | 726 | }
|
nkeynes@387 | 727 | break;
|
nkeynes@387 | 728 | case 0x2:
|
nkeynes@387 | 729 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 730 | case 0x0:
|
nkeynes@387 | 731 | { /* STS.L MACH, @-Rn */
|
nkeynes@387 | 732 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 733 | sh4_stats[I_STSM]++;
|
nkeynes@387 | 734 | }
|
nkeynes@387 | 735 | break;
|
nkeynes@387 | 736 | case 0x1:
|
nkeynes@387 | 737 | { /* STS.L MACL, @-Rn */
|
nkeynes@387 | 738 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 739 | sh4_stats[I_STSM]++;
|
nkeynes@387 | 740 | }
|
nkeynes@387 | 741 | break;
|
nkeynes@387 | 742 | case 0x2:
|
nkeynes@387 | 743 | { /* STS.L PR, @-Rn */
|
nkeynes@387 | 744 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 745 | sh4_stats[I_STSM]++;
|
nkeynes@387 | 746 | }
|
nkeynes@387 | 747 | break;
|
nkeynes@387 | 748 | case 0x3:
|
nkeynes@387 | 749 | { /* STC.L SGR, @-Rn */
|
nkeynes@387 | 750 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 751 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 752 | }
|
nkeynes@387 | 753 | break;
|
nkeynes@387 | 754 | case 0x5:
|
nkeynes@387 | 755 | { /* STS.L FPUL, @-Rn */
|
nkeynes@387 | 756 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 757 | sh4_stats[I_STSM]++;
|
nkeynes@387 | 758 | }
|
nkeynes@387 | 759 | break;
|
nkeynes@387 | 760 | case 0x6:
|
nkeynes@387 | 761 | { /* STS.L FPSCR, @-Rn */
|
nkeynes@387 | 762 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@673 | 763 | sh4_stats[I_STSFPSCRM]++;
|
nkeynes@387 | 764 | }
|
nkeynes@387 | 765 | break;
|
nkeynes@387 | 766 | case 0xF:
|
nkeynes@387 | 767 | { /* STC.L DBR, @-Rn */
|
nkeynes@387 | 768 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 769 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 770 | }
|
nkeynes@387 | 771 | break;
|
nkeynes@387 | 772 | default:
|
nkeynes@387 | 773 | UNDEF();
|
nkeynes@387 | 774 | break;
|
nkeynes@387 | 775 | }
|
nkeynes@387 | 776 | break;
|
nkeynes@387 | 777 | case 0x3:
|
nkeynes@387 | 778 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@387 | 779 | case 0x0:
|
nkeynes@387 | 780 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@387 | 781 | case 0x0:
|
nkeynes@387 | 782 | { /* STC.L SR, @-Rn */
|
nkeynes@387 | 783 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 784 | sh4_stats[I_STCSRM]++;
|
nkeynes@387 | 785 | }
|
nkeynes@387 | 786 | break;
|
nkeynes@387 | 787 | case 0x1:
|
nkeynes@387 | 788 | { /* STC.L GBR, @-Rn */
|
nkeynes@387 | 789 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 790 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 791 | }
|
nkeynes@387 | 792 | break;
|
nkeynes@387 | 793 | case 0x2:
|
nkeynes@387 | 794 | { /* STC.L VBR, @-Rn */
|
nkeynes@387 | 795 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 796 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 797 | }
|
nkeynes@387 | 798 | break;
|
nkeynes@387 | 799 | case 0x3:
|
nkeynes@387 | 800 | { /* STC.L SSR, @-Rn */
|
nkeynes@387 | 801 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 802 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 803 | }
|
nkeynes@387 | 804 | break;
|
nkeynes@387 | 805 | case 0x4:
|
nkeynes@387 | 806 | { /* STC.L SPC, @-Rn */
|
nkeynes@387 | 807 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 808 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 809 | }
|
nkeynes@387 | 810 | break;
|
nkeynes@387 | 811 | default:
|
nkeynes@387 | 812 | UNDEF();
|
nkeynes@387 | 813 | break;
|
nkeynes@387 | 814 | }
|
nkeynes@387 | 815 | break;
|
nkeynes@387 | 816 | case 0x1:
|
nkeynes@387 | 817 | { /* STC.L Rm_BANK, @-Rn */
|
nkeynes@387 | 818 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
|
nkeynes@387 | 819 | sh4_stats[I_STCM]++;
|
nkeynes@387 | 820 | }
|
nkeynes@387 | 821 | break;
|
nkeynes@387 | 822 | }
|
nkeynes@387 | 823 | break;
|
nkeynes@387 | 824 | case 0x4:
|
nkeynes@387 | 825 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 826 | case 0x0:
|
nkeynes@387 | 827 | { /* ROTL Rn */
|
nkeynes@387 | 828 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 829 | sh4_stats[I_ROTL]++;
|
nkeynes@387 | 830 | }
|
nkeynes@387 | 831 | break;
|
nkeynes@387 | 832 | case 0x2:
|
nkeynes@387 | 833 | { /* ROTCL Rn */
|
nkeynes@387 | 834 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 835 | sh4_stats[I_ROTCL]++;
|
nkeynes@387 | 836 | }
|
nkeynes@387 | 837 | break;
|
nkeynes@387 | 838 | default:
|
nkeynes@387 | 839 | UNDEF();
|
nkeynes@387 | 840 | break;
|
nkeynes@387 | 841 | }
|
nkeynes@387 | 842 | break;
|
nkeynes@387 | 843 | case 0x5:
|
nkeynes@387 | 844 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 845 | case 0x0:
|
nkeynes@387 | 846 | { /* ROTR Rn */
|
nkeynes@387 | 847 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 848 | sh4_stats[I_ROTR]++;
|
nkeynes@387 | 849 | }
|
nkeynes@387 | 850 | break;
|
nkeynes@387 | 851 | case 0x1:
|
nkeynes@387 | 852 | { /* CMP/PL Rn */
|
nkeynes@387 | 853 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 854 | sh4_stats[I_CMPPL]++;
|
nkeynes@387 | 855 | }
|
nkeynes@387 | 856 | break;
|
nkeynes@387 | 857 | case 0x2:
|
nkeynes@387 | 858 | { /* ROTCR Rn */
|
nkeynes@387 | 859 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 860 | sh4_stats[I_ROTCR]++;
|
nkeynes@387 | 861 | }
|
nkeynes@387 | 862 | break;
|
nkeynes@387 | 863 | default:
|
nkeynes@387 | 864 | UNDEF();
|
nkeynes@387 | 865 | break;
|
nkeynes@387 | 866 | }
|
nkeynes@387 | 867 | break;
|
nkeynes@387 | 868 | case 0x6:
|
nkeynes@387 | 869 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 870 | case 0x0:
|
nkeynes@387 | 871 | { /* LDS.L @Rm+, MACH */
|
nkeynes@387 | 872 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 873 | sh4_stats[I_LDSM]++;
|
nkeynes@387 | 874 | }
|
nkeynes@387 | 875 | break;
|
nkeynes@387 | 876 | case 0x1:
|
nkeynes@387 | 877 | { /* LDS.L @Rm+, MACL */
|
nkeynes@387 | 878 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 879 | sh4_stats[I_LDSM]++;
|
nkeynes@387 | 880 | }
|
nkeynes@387 | 881 | break;
|
nkeynes@387 | 882 | case 0x2:
|
nkeynes@387 | 883 | { /* LDS.L @Rm+, PR */
|
nkeynes@387 | 884 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 885 | sh4_stats[I_LDSM]++;
|
nkeynes@387 | 886 | }
|
nkeynes@387 | 887 | break;
|
nkeynes@387 | 888 | case 0x3:
|
nkeynes@387 | 889 | { /* LDC.L @Rm+, SGR */
|
nkeynes@387 | 890 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 891 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 892 | }
|
nkeynes@387 | 893 | break;
|
nkeynes@387 | 894 | case 0x5:
|
nkeynes@387 | 895 | { /* LDS.L @Rm+, FPUL */
|
nkeynes@387 | 896 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 897 | sh4_stats[I_LDSM]++;
|
nkeynes@387 | 898 | }
|
nkeynes@387 | 899 | break;
|
nkeynes@387 | 900 | case 0x6:
|
nkeynes@387 | 901 | { /* LDS.L @Rm+, FPSCR */
|
nkeynes@387 | 902 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@673 | 903 | sh4_stats[I_LDSFPSCRM]++;
|
nkeynes@387 | 904 | }
|
nkeynes@387 | 905 | break;
|
nkeynes@387 | 906 | case 0xF:
|
nkeynes@387 | 907 | { /* LDC.L @Rm+, DBR */
|
nkeynes@387 | 908 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 909 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 910 | }
|
nkeynes@387 | 911 | break;
|
nkeynes@387 | 912 | default:
|
nkeynes@387 | 913 | UNDEF();
|
nkeynes@387 | 914 | break;
|
nkeynes@387 | 915 | }
|
nkeynes@387 | 916 | break;
|
nkeynes@387 | 917 | case 0x7:
|
nkeynes@387 | 918 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@387 | 919 | case 0x0:
|
nkeynes@387 | 920 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@387 | 921 | case 0x0:
|
nkeynes@387 | 922 | { /* LDC.L @Rm+, SR */
|
nkeynes@387 | 923 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 924 | sh4_stats[I_LDCSRM]++;
|
nkeynes@387 | 925 | }
|
nkeynes@387 | 926 | break;
|
nkeynes@387 | 927 | case 0x1:
|
nkeynes@387 | 928 | { /* LDC.L @Rm+, GBR */
|
nkeynes@387 | 929 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 930 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 931 | }
|
nkeynes@387 | 932 | break;
|
nkeynes@387 | 933 | case 0x2:
|
nkeynes@387 | 934 | { /* LDC.L @Rm+, VBR */
|
nkeynes@387 | 935 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 936 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 937 | }
|
nkeynes@387 | 938 | break;
|
nkeynes@387 | 939 | case 0x3:
|
nkeynes@387 | 940 | { /* LDC.L @Rm+, SSR */
|
nkeynes@387 | 941 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 942 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 943 | }
|
nkeynes@387 | 944 | break;
|
nkeynes@387 | 945 | case 0x4:
|
nkeynes@387 | 946 | { /* LDC.L @Rm+, SPC */
|
nkeynes@387 | 947 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 948 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 949 | }
|
nkeynes@387 | 950 | break;
|
nkeynes@387 | 951 | default:
|
nkeynes@387 | 952 | UNDEF();
|
nkeynes@387 | 953 | break;
|
nkeynes@387 | 954 | }
|
nkeynes@387 | 955 | break;
|
nkeynes@387 | 956 | case 0x1:
|
nkeynes@387 | 957 | { /* LDC.L @Rm+, Rn_BANK */
|
nkeynes@387 | 958 | uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
|
nkeynes@387 | 959 | sh4_stats[I_LDCM]++;
|
nkeynes@387 | 960 | }
|
nkeynes@387 | 961 | break;
|
nkeynes@387 | 962 | }
|
nkeynes@387 | 963 | break;
|
nkeynes@387 | 964 | case 0x8:
|
nkeynes@387 | 965 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 966 | case 0x0:
|
nkeynes@387 | 967 | { /* SHLL2 Rn */
|
nkeynes@387 | 968 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 969 | sh4_stats[I_SHLL]++;
|
nkeynes@387 | 970 | }
|
nkeynes@387 | 971 | break;
|
nkeynes@387 | 972 | case 0x1:
|
nkeynes@387 | 973 | { /* SHLL8 Rn */
|
nkeynes@387 | 974 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 975 | sh4_stats[I_SHLL]++;
|
nkeynes@387 | 976 | }
|
nkeynes@387 | 977 | break;
|
nkeynes@387 | 978 | case 0x2:
|
nkeynes@387 | 979 | { /* SHLL16 Rn */
|
nkeynes@387 | 980 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 981 | sh4_stats[I_SHLL]++;
|
nkeynes@387 | 982 | }
|
nkeynes@387 | 983 | break;
|
nkeynes@387 | 984 | default:
|
nkeynes@387 | 985 | UNDEF();
|
nkeynes@387 | 986 | break;
|
nkeynes@387 | 987 | }
|
nkeynes@387 | 988 | break;
|
nkeynes@387 | 989 | case 0x9:
|
nkeynes@387 | 990 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 991 | case 0x0:
|
nkeynes@387 | 992 | { /* SHLR2 Rn */
|
nkeynes@387 | 993 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 994 | sh4_stats[I_SHLR]++;
|
nkeynes@387 | 995 | }
|
nkeynes@387 | 996 | break;
|
nkeynes@387 | 997 | case 0x1:
|
nkeynes@387 | 998 | { /* SHLR8 Rn */
|
nkeynes@387 | 999 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 1000 | sh4_stats[I_SHLR]++;
|
nkeynes@387 | 1001 | }
|
nkeynes@387 | 1002 | break;
|
nkeynes@387 | 1003 | case 0x2:
|
nkeynes@387 | 1004 | { /* SHLR16 Rn */
|
nkeynes@387 | 1005 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 1006 | sh4_stats[I_SHLR]++;
|
nkeynes@387 | 1007 | }
|
nkeynes@387 | 1008 | break;
|
nkeynes@387 | 1009 | default:
|
nkeynes@387 | 1010 | UNDEF();
|
nkeynes@387 | 1011 | break;
|
nkeynes@387 | 1012 | }
|
nkeynes@387 | 1013 | break;
|
nkeynes@387 | 1014 | case 0xA:
|
nkeynes@387 | 1015 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 1016 | case 0x0:
|
nkeynes@387 | 1017 | { /* LDS Rm, MACH */
|
nkeynes@387 | 1018 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1019 | sh4_stats[I_LDS]++;
|
nkeynes@387 | 1020 | }
|
nkeynes@387 | 1021 | break;
|
nkeynes@387 | 1022 | case 0x1:
|
nkeynes@387 | 1023 | { /* LDS Rm, MACL */
|
nkeynes@387 | 1024 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1025 | sh4_stats[I_LDS]++;
|
nkeynes@387 | 1026 | }
|
nkeynes@387 | 1027 | break;
|
nkeynes@387 | 1028 | case 0x2:
|
nkeynes@387 | 1029 | { /* LDS Rm, PR */
|
nkeynes@387 | 1030 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1031 | sh4_stats[I_LDS]++;
|
nkeynes@387 | 1032 | }
|
nkeynes@387 | 1033 | break;
|
nkeynes@387 | 1034 | case 0x3:
|
nkeynes@387 | 1035 | { /* LDC Rm, SGR */
|
nkeynes@387 | 1036 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1037 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1038 | }
|
nkeynes@387 | 1039 | break;
|
nkeynes@387 | 1040 | case 0x5:
|
nkeynes@387 | 1041 | { /* LDS Rm, FPUL */
|
nkeynes@387 | 1042 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1043 | sh4_stats[I_LDS]++;
|
nkeynes@387 | 1044 | }
|
nkeynes@387 | 1045 | break;
|
nkeynes@387 | 1046 | case 0x6:
|
nkeynes@387 | 1047 | { /* LDS Rm, FPSCR */
|
nkeynes@387 | 1048 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@673 | 1049 | sh4_stats[I_LDSFPSCR]++;
|
nkeynes@387 | 1050 | }
|
nkeynes@387 | 1051 | break;
|
nkeynes@387 | 1052 | case 0xF:
|
nkeynes@387 | 1053 | { /* LDC Rm, DBR */
|
nkeynes@387 | 1054 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1055 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1056 | }
|
nkeynes@387 | 1057 | break;
|
nkeynes@387 | 1058 | default:
|
nkeynes@387 | 1059 | UNDEF();
|
nkeynes@387 | 1060 | break;
|
nkeynes@387 | 1061 | }
|
nkeynes@387 | 1062 | break;
|
nkeynes@387 | 1063 | case 0xB:
|
nkeynes@387 | 1064 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 1065 | case 0x0:
|
nkeynes@387 | 1066 | { /* JSR @Rn */
|
nkeynes@387 | 1067 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 1068 | sh4_stats[I_JSR]++;
|
nkeynes@387 | 1069 | }
|
nkeynes@387 | 1070 | break;
|
nkeynes@387 | 1071 | case 0x1:
|
nkeynes@387 | 1072 | { /* TAS.B @Rn */
|
nkeynes@387 | 1073 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 1074 | sh4_stats[I_TASB]++;
|
nkeynes@387 | 1075 | }
|
nkeynes@387 | 1076 | break;
|
nkeynes@387 | 1077 | case 0x2:
|
nkeynes@387 | 1078 | { /* JMP @Rn */
|
nkeynes@387 | 1079 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@387 | 1080 | sh4_stats[I_JMP]++;
|
nkeynes@387 | 1081 | }
|
nkeynes@387 | 1082 | break;
|
nkeynes@387 | 1083 | default:
|
nkeynes@387 | 1084 | UNDEF();
|
nkeynes@387 | 1085 | break;
|
nkeynes@387 | 1086 | }
|
nkeynes@387 | 1087 | break;
|
nkeynes@387 | 1088 | case 0xC:
|
nkeynes@387 | 1089 | { /* SHAD Rm, Rn */
|
nkeynes@387 | 1090 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1091 | sh4_stats[I_SHAD]++;
|
nkeynes@387 | 1092 | }
|
nkeynes@387 | 1093 | break;
|
nkeynes@387 | 1094 | case 0xD:
|
nkeynes@387 | 1095 | { /* SHLD Rm, Rn */
|
nkeynes@387 | 1096 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1097 | sh4_stats[I_SHLD]++;
|
nkeynes@387 | 1098 | }
|
nkeynes@387 | 1099 | break;
|
nkeynes@387 | 1100 | case 0xE:
|
nkeynes@387 | 1101 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@387 | 1102 | case 0x0:
|
nkeynes@387 | 1103 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@387 | 1104 | case 0x0:
|
nkeynes@387 | 1105 | { /* LDC Rm, SR */
|
nkeynes@387 | 1106 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1107 | sh4_stats[I_LDCSR]++;
|
nkeynes@387 | 1108 | }
|
nkeynes@387 | 1109 | break;
|
nkeynes@387 | 1110 | case 0x1:
|
nkeynes@387 | 1111 | { /* LDC Rm, GBR */
|
nkeynes@387 | 1112 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1113 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1114 | }
|
nkeynes@387 | 1115 | break;
|
nkeynes@387 | 1116 | case 0x2:
|
nkeynes@387 | 1117 | { /* LDC Rm, VBR */
|
nkeynes@387 | 1118 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1119 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1120 | }
|
nkeynes@387 | 1121 | break;
|
nkeynes@387 | 1122 | case 0x3:
|
nkeynes@387 | 1123 | { /* LDC Rm, SSR */
|
nkeynes@387 | 1124 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1125 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1126 | }
|
nkeynes@387 | 1127 | break;
|
nkeynes@387 | 1128 | case 0x4:
|
nkeynes@387 | 1129 | { /* LDC Rm, SPC */
|
nkeynes@387 | 1130 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@387 | 1131 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1132 | }
|
nkeynes@387 | 1133 | break;
|
nkeynes@387 | 1134 | default:
|
nkeynes@387 | 1135 | UNDEF();
|
nkeynes@387 | 1136 | break;
|
nkeynes@387 | 1137 | }
|
nkeynes@387 | 1138 | break;
|
nkeynes@387 | 1139 | case 0x1:
|
nkeynes@387 | 1140 | { /* LDC Rm, Rn_BANK */
|
nkeynes@387 | 1141 | uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
|
nkeynes@387 | 1142 | sh4_stats[I_LDC]++;
|
nkeynes@387 | 1143 | }
|
nkeynes@387 | 1144 | break;
|
nkeynes@387 | 1145 | }
|
nkeynes@387 | 1146 | break;
|
nkeynes@387 | 1147 | case 0xF:
|
nkeynes@387 | 1148 | { /* MAC.W @Rm+, @Rn+ */
|
nkeynes@387 | 1149 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1150 | sh4_stats[I_MACW]++;
|
nkeynes@387 | 1151 | }
|
nkeynes@387 | 1152 | break;
|
nkeynes@387 | 1153 | }
|
nkeynes@387 | 1154 | break;
|
nkeynes@387 | 1155 | case 0x5:
|
nkeynes@387 | 1156 | { /* MOV.L @(disp, Rm), Rn */
|
nkeynes@387 | 1157 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
|
nkeynes@387 | 1158 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 1159 | }
|
nkeynes@387 | 1160 | break;
|
nkeynes@387 | 1161 | case 0x6:
|
nkeynes@387 | 1162 | switch( ir&0xF ) {
|
nkeynes@387 | 1163 | case 0x0:
|
nkeynes@387 | 1164 | { /* MOV.B @Rm, Rn */
|
nkeynes@387 | 1165 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1166 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1167 | }
|
nkeynes@387 | 1168 | break;
|
nkeynes@387 | 1169 | case 0x1:
|
nkeynes@387 | 1170 | { /* MOV.W @Rm, Rn */
|
nkeynes@387 | 1171 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1172 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1173 | }
|
nkeynes@387 | 1174 | break;
|
nkeynes@387 | 1175 | case 0x2:
|
nkeynes@387 | 1176 | { /* MOV.L @Rm, Rn */
|
nkeynes@387 | 1177 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1178 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 1179 | }
|
nkeynes@387 | 1180 | break;
|
nkeynes@387 | 1181 | case 0x3:
|
nkeynes@387 | 1182 | { /* MOV Rm, Rn */
|
nkeynes@387 | 1183 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1184 | sh4_stats[I_MOV]++;
|
nkeynes@387 | 1185 | }
|
nkeynes@387 | 1186 | break;
|
nkeynes@387 | 1187 | case 0x4:
|
nkeynes@387 | 1188 | { /* MOV.B @Rm+, Rn */
|
nkeynes@387 | 1189 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1190 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1191 | }
|
nkeynes@387 | 1192 | break;
|
nkeynes@387 | 1193 | case 0x5:
|
nkeynes@387 | 1194 | { /* MOV.W @Rm+, Rn */
|
nkeynes@387 | 1195 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1196 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1197 | }
|
nkeynes@387 | 1198 | break;
|
nkeynes@387 | 1199 | case 0x6:
|
nkeynes@387 | 1200 | { /* MOV.L @Rm+, Rn */
|
nkeynes@387 | 1201 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1202 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 1203 | }
|
nkeynes@387 | 1204 | break;
|
nkeynes@387 | 1205 | case 0x7:
|
nkeynes@387 | 1206 | { /* NOT Rm, Rn */
|
nkeynes@387 | 1207 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1208 | sh4_stats[I_NOT]++;
|
nkeynes@387 | 1209 | }
|
nkeynes@387 | 1210 | break;
|
nkeynes@387 | 1211 | case 0x8:
|
nkeynes@387 | 1212 | { /* SWAP.B Rm, Rn */
|
nkeynes@387 | 1213 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1214 | sh4_stats[I_SWAPB]++;
|
nkeynes@387 | 1215 | }
|
nkeynes@387 | 1216 | break;
|
nkeynes@387 | 1217 | case 0x9:
|
nkeynes@387 | 1218 | { /* SWAP.W Rm, Rn */
|
nkeynes@387 | 1219 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1220 | sh4_stats[I_SWAPW]++;
|
nkeynes@387 | 1221 | }
|
nkeynes@387 | 1222 | break;
|
nkeynes@387 | 1223 | case 0xA:
|
nkeynes@387 | 1224 | { /* NEGC Rm, Rn */
|
nkeynes@387 | 1225 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1226 | sh4_stats[I_NEGC]++;
|
nkeynes@387 | 1227 | }
|
nkeynes@387 | 1228 | break;
|
nkeynes@387 | 1229 | case 0xB:
|
nkeynes@387 | 1230 | { /* NEG Rm, Rn */
|
nkeynes@387 | 1231 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1232 | sh4_stats[I_NEG]++;
|
nkeynes@387 | 1233 | }
|
nkeynes@387 | 1234 | break;
|
nkeynes@387 | 1235 | case 0xC:
|
nkeynes@387 | 1236 | { /* EXTU.B Rm, Rn */
|
nkeynes@387 | 1237 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1238 | sh4_stats[I_EXTUB]++;
|
nkeynes@387 | 1239 | }
|
nkeynes@387 | 1240 | break;
|
nkeynes@387 | 1241 | case 0xD:
|
nkeynes@387 | 1242 | { /* EXTU.W Rm, Rn */
|
nkeynes@387 | 1243 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1244 | sh4_stats[I_EXTUW]++;
|
nkeynes@387 | 1245 | }
|
nkeynes@387 | 1246 | break;
|
nkeynes@387 | 1247 | case 0xE:
|
nkeynes@387 | 1248 | { /* EXTS.B Rm, Rn */
|
nkeynes@387 | 1249 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1250 | sh4_stats[I_EXTSB]++;
|
nkeynes@387 | 1251 | }
|
nkeynes@387 | 1252 | break;
|
nkeynes@387 | 1253 | case 0xF:
|
nkeynes@387 | 1254 | { /* EXTS.W Rm, Rn */
|
nkeynes@387 | 1255 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1256 | sh4_stats[I_EXTSW]++;
|
nkeynes@387 | 1257 | }
|
nkeynes@387 | 1258 | break;
|
nkeynes@387 | 1259 | }
|
nkeynes@387 | 1260 | break;
|
nkeynes@387 | 1261 | case 0x7:
|
nkeynes@387 | 1262 | { /* ADD #imm, Rn */
|
nkeynes@387 | 1263 | uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@387 | 1264 | sh4_stats[I_ADDI]++;
|
nkeynes@387 | 1265 | }
|
nkeynes@387 | 1266 | break;
|
nkeynes@387 | 1267 | case 0x8:
|
nkeynes@387 | 1268 | switch( (ir&0xF00) >> 8 ) {
|
nkeynes@387 | 1269 | case 0x0:
|
nkeynes@387 | 1270 | { /* MOV.B R0, @(disp, Rn) */
|
nkeynes@387 | 1271 | uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
|
nkeynes@387 | 1272 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1273 | }
|
nkeynes@387 | 1274 | break;
|
nkeynes@387 | 1275 | case 0x1:
|
nkeynes@387 | 1276 | { /* MOV.W R0, @(disp, Rn) */
|
nkeynes@387 | 1277 | uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
|
nkeynes@387 | 1278 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1279 | }
|
nkeynes@387 | 1280 | break;
|
nkeynes@387 | 1281 | case 0x4:
|
nkeynes@387 | 1282 | { /* MOV.B @(disp, Rm), R0 */
|
nkeynes@387 | 1283 | uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
|
nkeynes@387 | 1284 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1285 | }
|
nkeynes@387 | 1286 | break;
|
nkeynes@387 | 1287 | case 0x5:
|
nkeynes@387 | 1288 | { /* MOV.W @(disp, Rm), R0 */
|
nkeynes@387 | 1289 | uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
|
nkeynes@387 | 1290 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1291 | }
|
nkeynes@387 | 1292 | break;
|
nkeynes@387 | 1293 | case 0x8:
|
nkeynes@387 | 1294 | { /* CMP/EQ #imm, R0 */
|
nkeynes@387 | 1295 | int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@387 | 1296 | sh4_stats[I_CMPEQI]++;
|
nkeynes@387 | 1297 | }
|
nkeynes@387 | 1298 | break;
|
nkeynes@387 | 1299 | case 0x9:
|
nkeynes@387 | 1300 | { /* BT disp */
|
nkeynes@387 | 1301 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@387 | 1302 | sh4_stats[I_BT]++;
|
nkeynes@387 | 1303 | }
|
nkeynes@387 | 1304 | break;
|
nkeynes@387 | 1305 | case 0xB:
|
nkeynes@387 | 1306 | { /* BF disp */
|
nkeynes@387 | 1307 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@387 | 1308 | sh4_stats[I_BF]++;
|
nkeynes@387 | 1309 | }
|
nkeynes@387 | 1310 | break;
|
nkeynes@387 | 1311 | case 0xD:
|
nkeynes@387 | 1312 | { /* BT/S disp */
|
nkeynes@387 | 1313 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@387 | 1314 | sh4_stats[I_BTS]++;
|
nkeynes@387 | 1315 | }
|
nkeynes@387 | 1316 | break;
|
nkeynes@387 | 1317 | case 0xF:
|
nkeynes@387 | 1318 | { /* BF/S disp */
|
nkeynes@387 | 1319 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@387 | 1320 | sh4_stats[I_BFS]++;
|
nkeynes@387 | 1321 | }
|
nkeynes@387 | 1322 | break;
|
nkeynes@387 | 1323 | default:
|
nkeynes@387 | 1324 | UNDEF();
|
nkeynes@387 | 1325 | break;
|
nkeynes@387 | 1326 | }
|
nkeynes@387 | 1327 | break;
|
nkeynes@387 | 1328 | case 0x9:
|
nkeynes@387 | 1329 | { /* MOV.W @(disp, PC), Rn */
|
nkeynes@387 | 1330 | uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@387 | 1331 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1332 | }
|
nkeynes@387 | 1333 | break;
|
nkeynes@387 | 1334 | case 0xA:
|
nkeynes@387 | 1335 | { /* BRA disp */
|
nkeynes@387 | 1336 | int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
|
nkeynes@387 | 1337 | sh4_stats[I_BRA]++;
|
nkeynes@387 | 1338 | }
|
nkeynes@387 | 1339 | break;
|
nkeynes@387 | 1340 | case 0xB:
|
nkeynes@387 | 1341 | { /* BSR disp */
|
nkeynes@387 | 1342 | int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
|
nkeynes@387 | 1343 | sh4_stats[I_BSR]++;
|
nkeynes@387 | 1344 | }
|
nkeynes@387 | 1345 | break;
|
nkeynes@387 | 1346 | case 0xC:
|
nkeynes@387 | 1347 | switch( (ir&0xF00) >> 8 ) {
|
nkeynes@387 | 1348 | case 0x0:
|
nkeynes@387 | 1349 | { /* MOV.B R0, @(disp, GBR) */
|
nkeynes@387 | 1350 | uint32_t disp = (ir&0xFF);
|
nkeynes@387 | 1351 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1352 | }
|
nkeynes@387 | 1353 | break;
|
nkeynes@387 | 1354 | case 0x1:
|
nkeynes@387 | 1355 | { /* MOV.W R0, @(disp, GBR) */
|
nkeynes@387 | 1356 | uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@387 | 1357 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1358 | }
|
nkeynes@387 | 1359 | break;
|
nkeynes@387 | 1360 | case 0x2:
|
nkeynes@387 | 1361 | { /* MOV.L R0, @(disp, GBR) */
|
nkeynes@387 | 1362 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@387 | 1363 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 1364 | }
|
nkeynes@387 | 1365 | break;
|
nkeynes@387 | 1366 | case 0x3:
|
nkeynes@387 | 1367 | { /* TRAPA #imm */
|
nkeynes@387 | 1368 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1369 | sh4_stats[I_TRAPA]++;
|
nkeynes@387 | 1370 | }
|
nkeynes@387 | 1371 | break;
|
nkeynes@387 | 1372 | case 0x4:
|
nkeynes@387 | 1373 | { /* MOV.B @(disp, GBR), R0 */
|
nkeynes@387 | 1374 | uint32_t disp = (ir&0xFF);
|
nkeynes@387 | 1375 | sh4_stats[I_MOVB]++;
|
nkeynes@387 | 1376 | }
|
nkeynes@387 | 1377 | break;
|
nkeynes@387 | 1378 | case 0x5:
|
nkeynes@387 | 1379 | { /* MOV.W @(disp, GBR), R0 */
|
nkeynes@387 | 1380 | uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@387 | 1381 | sh4_stats[I_MOVW]++;
|
nkeynes@387 | 1382 | }
|
nkeynes@387 | 1383 | break;
|
nkeynes@387 | 1384 | case 0x6:
|
nkeynes@387 | 1385 | { /* MOV.L @(disp, GBR), R0 */
|
nkeynes@387 | 1386 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@387 | 1387 | sh4_stats[I_MOVL]++;
|
nkeynes@387 | 1388 | }
|
nkeynes@387 | 1389 | break;
|
nkeynes@387 | 1390 | case 0x7:
|
nkeynes@387 | 1391 | { /* MOVA @(disp, PC), R0 */
|
nkeynes@387 | 1392 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@387 | 1393 | sh4_stats[I_MOVA]++;
|
nkeynes@387 | 1394 | }
|
nkeynes@387 | 1395 | break;
|
nkeynes@387 | 1396 | case 0x8:
|
nkeynes@387 | 1397 | { /* TST #imm, R0 */
|
nkeynes@387 | 1398 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1399 | sh4_stats[I_TSTI]++;
|
nkeynes@387 | 1400 | }
|
nkeynes@387 | 1401 | break;
|
nkeynes@387 | 1402 | case 0x9:
|
nkeynes@387 | 1403 | { /* AND #imm, R0 */
|
nkeynes@387 | 1404 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1405 | sh4_stats[I_ANDI]++;
|
nkeynes@387 | 1406 | }
|
nkeynes@387 | 1407 | break;
|
nkeynes@387 | 1408 | case 0xA:
|
nkeynes@387 | 1409 | { /* XOR #imm, R0 */
|
nkeynes@387 | 1410 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1411 | sh4_stats[I_XORI]++;
|
nkeynes@387 | 1412 | }
|
nkeynes@387 | 1413 | break;
|
nkeynes@387 | 1414 | case 0xB:
|
nkeynes@387 | 1415 | { /* OR #imm, R0 */
|
nkeynes@387 | 1416 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1417 | sh4_stats[I_ORI]++;
|
nkeynes@387 | 1418 | }
|
nkeynes@387 | 1419 | break;
|
nkeynes@387 | 1420 | case 0xC:
|
nkeynes@387 | 1421 | { /* TST.B #imm, @(R0, GBR) */
|
nkeynes@387 | 1422 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1423 | sh4_stats[I_TSTB]++;
|
nkeynes@387 | 1424 | }
|
nkeynes@387 | 1425 | break;
|
nkeynes@387 | 1426 | case 0xD:
|
nkeynes@387 | 1427 | { /* AND.B #imm, @(R0, GBR) */
|
nkeynes@387 | 1428 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1429 | sh4_stats[I_ANDB]++;
|
nkeynes@387 | 1430 | }
|
nkeynes@387 | 1431 | break;
|
nkeynes@387 | 1432 | case 0xE:
|
nkeynes@387 | 1433 | { /* XOR.B #imm, @(R0, GBR) */
|
nkeynes@387 | 1434 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1435 | sh4_stats[I_XORB]++;
|
nkeynes@387 | 1436 | }
|
nkeynes@387 | 1437 | break;
|
nkeynes@387 | 1438 | case 0xF:
|
nkeynes@387 | 1439 | { /* OR.B #imm, @(R0, GBR) */
|
nkeynes@387 | 1440 | uint32_t imm = (ir&0xFF);
|
nkeynes@387 | 1441 | sh4_stats[I_ORB]++;
|
nkeynes@387 | 1442 | }
|
nkeynes@387 | 1443 | break;
|
nkeynes@387 | 1444 | }
|
nkeynes@387 | 1445 | break;
|
nkeynes@387 | 1446 | case 0xD:
|
nkeynes@387 | 1447 | { /* MOV.L @(disp, PC), Rn */
|
nkeynes@387 | 1448 | uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@387 | 1449 | sh4_stats[I_MOVLPC]++;
|
nkeynes@387 | 1450 | }
|
nkeynes@387 | 1451 | break;
|
nkeynes@387 | 1452 | case 0xE:
|
nkeynes@387 | 1453 | { /* MOV #imm, Rn */
|
nkeynes@387 | 1454 | uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@387 | 1455 | sh4_stats[I_MOVI]++;
|
nkeynes@387 | 1456 | }
|
nkeynes@387 | 1457 | break;
|
nkeynes@387 | 1458 | case 0xF:
|
nkeynes@387 | 1459 | switch( ir&0xF ) {
|
nkeynes@387 | 1460 | case 0x0:
|
nkeynes@387 | 1461 | { /* FADD FRm, FRn */
|
nkeynes@387 | 1462 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1463 | sh4_stats[I_FADD]++;
|
nkeynes@387 | 1464 | }
|
nkeynes@387 | 1465 | break;
|
nkeynes@387 | 1466 | case 0x1:
|
nkeynes@387 | 1467 | { /* FSUB FRm, FRn */
|
nkeynes@387 | 1468 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1469 | sh4_stats[I_FSUB]++;
|
nkeynes@387 | 1470 | }
|
nkeynes@387 | 1471 | break;
|
nkeynes@387 | 1472 | case 0x2:
|
nkeynes@387 | 1473 | { /* FMUL FRm, FRn */
|
nkeynes@387 | 1474 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1475 | sh4_stats[I_FMUL]++;
|
nkeynes@387 | 1476 | }
|
nkeynes@387 | 1477 | break;
|
nkeynes@387 | 1478 | case 0x3:
|
nkeynes@387 | 1479 | { /* FDIV FRm, FRn */
|
nkeynes@387 | 1480 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1481 | sh4_stats[I_FDIV]++;
|
nkeynes@387 | 1482 | }
|
nkeynes@387 | 1483 | break;
|
nkeynes@387 | 1484 | case 0x4:
|
nkeynes@387 | 1485 | { /* FCMP/EQ FRm, FRn */
|
nkeynes@387 | 1486 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1487 | sh4_stats[I_FCMPEQ]++;
|
nkeynes@387 | 1488 | }
|
nkeynes@387 | 1489 | break;
|
nkeynes@387 | 1490 | case 0x5:
|
nkeynes@387 | 1491 | { /* FCMP/GT FRm, FRn */
|
nkeynes@387 | 1492 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1493 | sh4_stats[I_FCMPGT]++;
|
nkeynes@387 | 1494 | }
|
nkeynes@387 | 1495 | break;
|
nkeynes@387 | 1496 | case 0x6:
|
nkeynes@387 | 1497 | { /* FMOV @(R0, Rm), FRn */
|
nkeynes@387 | 1498 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1499 | sh4_stats[I_FMOV7]++;
|
nkeynes@387 | 1500 | }
|
nkeynes@387 | 1501 | break;
|
nkeynes@387 | 1502 | case 0x7:
|
nkeynes@387 | 1503 | { /* FMOV FRm, @(R0, Rn) */
|
nkeynes@387 | 1504 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1505 | sh4_stats[I_FMOV4]++;
|
nkeynes@387 | 1506 | }
|
nkeynes@387 | 1507 | break;
|
nkeynes@387 | 1508 | case 0x8:
|
nkeynes@387 | 1509 | { /* FMOV @Rm, FRn */
|
nkeynes@387 | 1510 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1511 | sh4_stats[I_FMOV5]++;
|
nkeynes@387 | 1512 | }
|
nkeynes@387 | 1513 | break;
|
nkeynes@387 | 1514 | case 0x9:
|
nkeynes@387 | 1515 | { /* FMOV @Rm+, FRn */
|
nkeynes@387 | 1516 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@387 | 1517 | sh4_stats[I_FMOV6]++;
|
nkeynes@387 | 1518 | }
|
nkeynes@387 | 1519 | break;
|
nkeynes@387 | 1520 | case 0xA:
|
nkeynes@387 | 1521 | { /* FMOV FRm, @Rn */
|
nkeynes@387 | 1522 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1523 | sh4_stats[I_FMOV2]++;
|
nkeynes@387 | 1524 | }
|
nkeynes@387 | 1525 | break;
|
nkeynes@387 | 1526 | case 0xB:
|
nkeynes@387 | 1527 | { /* FMOV FRm, @-Rn */
|
nkeynes@387 | 1528 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1529 | sh4_stats[I_FMOV3]++;
|
nkeynes@387 | 1530 | }
|
nkeynes@387 | 1531 | break;
|
nkeynes@387 | 1532 | case 0xC:
|
nkeynes@387 | 1533 | { /* FMOV FRm, FRn */
|
nkeynes@387 | 1534 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1535 | sh4_stats[I_FMOV1]++;
|
nkeynes@387 | 1536 | }
|
nkeynes@387 | 1537 | break;
|
nkeynes@387 | 1538 | case 0xD:
|
nkeynes@387 | 1539 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@387 | 1540 | case 0x0:
|
nkeynes@387 | 1541 | { /* FSTS FPUL, FRn */
|
nkeynes@387 | 1542 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1543 | sh4_stats[I_FSTS]++;
|
nkeynes@387 | 1544 | }
|
nkeynes@387 | 1545 | break;
|
nkeynes@387 | 1546 | case 0x1:
|
nkeynes@387 | 1547 | { /* FLDS FRm, FPUL */
|
nkeynes@387 | 1548 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@387 | 1549 | sh4_stats[I_FLDS]++;
|
nkeynes@387 | 1550 | }
|
nkeynes@387 | 1551 | break;
|
nkeynes@387 | 1552 | case 0x2:
|
nkeynes@387 | 1553 | { /* FLOAT FPUL, FRn */
|
nkeynes@387 | 1554 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1555 | sh4_stats[I_FLOAT]++;
|
nkeynes@387 | 1556 | }
|
nkeynes@387 | 1557 | break;
|
nkeynes@387 | 1558 | case 0x3:
|
nkeynes@387 | 1559 | { /* FTRC FRm, FPUL */
|
nkeynes@387 | 1560 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@387 | 1561 | sh4_stats[I_FTRC]++;
|
nkeynes@387 | 1562 | }
|
nkeynes@387 | 1563 | break;
|
nkeynes@387 | 1564 | case 0x4:
|
nkeynes@387 | 1565 | { /* FNEG FRn */
|
nkeynes@387 | 1566 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1567 | sh4_stats[I_FNEG]++;
|
nkeynes@387 | 1568 | }
|
nkeynes@387 | 1569 | break;
|
nkeynes@387 | 1570 | case 0x5:
|
nkeynes@387 | 1571 | { /* FABS FRn */
|
nkeynes@387 | 1572 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1573 | sh4_stats[I_FABS]++;
|
nkeynes@387 | 1574 | }
|
nkeynes@387 | 1575 | break;
|
nkeynes@387 | 1576 | case 0x6:
|
nkeynes@387 | 1577 | { /* FSQRT FRn */
|
nkeynes@387 | 1578 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1579 | sh4_stats[I_FSQRT]++;
|
nkeynes@387 | 1580 | }
|
nkeynes@387 | 1581 | break;
|
nkeynes@387 | 1582 | case 0x7:
|
nkeynes@387 | 1583 | { /* FSRRA FRn */
|
nkeynes@387 | 1584 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1585 | sh4_stats[I_FSRRA]++;
|
nkeynes@387 | 1586 | }
|
nkeynes@387 | 1587 | break;
|
nkeynes@387 | 1588 | case 0x8:
|
nkeynes@387 | 1589 | { /* FLDI0 FRn */
|
nkeynes@387 | 1590 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1591 | sh4_stats[I_FLDI0]++;
|
nkeynes@387 | 1592 | }
|
nkeynes@387 | 1593 | break;
|
nkeynes@387 | 1594 | case 0x9:
|
nkeynes@387 | 1595 | { /* FLDI1 FRn */
|
nkeynes@387 | 1596 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1597 | sh4_stats[I_FLDI1]++;
|
nkeynes@387 | 1598 | }
|
nkeynes@387 | 1599 | break;
|
nkeynes@387 | 1600 | case 0xA:
|
nkeynes@387 | 1601 | { /* FCNVSD FPUL, FRn */
|
nkeynes@387 | 1602 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@387 | 1603 | sh4_stats[I_FCNVSD]++;
|
nkeynes@387 | 1604 | }
|
nkeynes@387 | 1605 | break;
|
nkeynes@387 | 1606 | case 0xB:
|
nkeynes@387 | 1607 | { /* FCNVDS FRm, FPUL */
|
nkeynes@387 | 1608 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@387 | 1609 | sh4_stats[I_FCNVDS]++;
|
nkeynes@387 | 1610 | }
|
nkeynes@387 | 1611 | break;
|
nkeynes@387 | 1612 | case 0xE:
|
nkeynes@387 | 1613 | { /* FIPR FVm, FVn */
|
nkeynes@387 | 1614 | uint32_t FVn = ((ir>>10)&0x3); uint32_t FVm = ((ir>>8)&0x3);
|
nkeynes@387 | 1615 | sh4_stats[I_FIPR]++;
|
nkeynes@387 | 1616 | }
|
nkeynes@387 | 1617 | break;
|
nkeynes@387 | 1618 | case 0xF:
|
nkeynes@387 | 1619 | switch( (ir&0x100) >> 8 ) {
|
nkeynes@387 | 1620 | case 0x0:
|
nkeynes@387 | 1621 | { /* FSCA FPUL, FRn */
|
nkeynes@387 | 1622 | uint32_t FRn = ((ir>>9)&0x7)<<1;
|
nkeynes@387 | 1623 | sh4_stats[I_FSCA]++;
|
nkeynes@387 | 1624 | }
|
nkeynes@387 | 1625 | break;
|
nkeynes@387 | 1626 | case 0x1:
|
nkeynes@387 | 1627 | switch( (ir&0x200) >> 9 ) {
|
nkeynes@387 | 1628 | case 0x0:
|
nkeynes@387 | 1629 | { /* FTRV XMTRX, FVn */
|
nkeynes@387 | 1630 | uint32_t FVn = ((ir>>10)&0x3);
|
nkeynes@387 | 1631 | sh4_stats[I_FTRV]++;
|
nkeynes@387 | 1632 | }
|
nkeynes@387 | 1633 | break;
|
nkeynes@387 | 1634 | case 0x1:
|
nkeynes@387 | 1635 | switch( (ir&0xC00) >> 10 ) {
|
nkeynes@387 | 1636 | case 0x0:
|
nkeynes@387 | 1637 | { /* FSCHG */
|
nkeynes@387 | 1638 | sh4_stats[I_FSCHG]++;
|
nkeynes@387 | 1639 | }
|
nkeynes@387 | 1640 | break;
|
nkeynes@387 | 1641 | case 0x2:
|
nkeynes@387 | 1642 | { /* FRCHG */
|
nkeynes@387 | 1643 | sh4_stats[I_FRCHG]++;
|
nkeynes@387 | 1644 | }
|
nkeynes@387 | 1645 | break;
|
nkeynes@387 | 1646 | case 0x3:
|
nkeynes@387 | 1647 | { /* UNDEF */
|
nkeynes@387 | 1648 | sh4_stats[I_UNDEF]++;
|
nkeynes@387 | 1649 | }
|
nkeynes@387 | 1650 | break;
|
nkeynes@387 | 1651 | default:
|
nkeynes@387 | 1652 | UNDEF();
|
nkeynes@387 | 1653 | break;
|
nkeynes@387 | 1654 | }
|
nkeynes@387 | 1655 | break;
|
nkeynes@387 | 1656 | }
|
nkeynes@387 | 1657 | break;
|
nkeynes@387 | 1658 | }
|
nkeynes@387 | 1659 | break;
|
nkeynes@387 | 1660 | default:
|
nkeynes@387 | 1661 | UNDEF();
|
nkeynes@387 | 1662 | break;
|
nkeynes@387 | 1663 | }
|
nkeynes@387 | 1664 | break;
|
nkeynes@387 | 1665 | case 0xE:
|
nkeynes@387 | 1666 | { /* FMAC FR0, FRm, FRn */
|
nkeynes@387 | 1667 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@387 | 1668 | sh4_stats[I_FMAC]++;
|
nkeynes@387 | 1669 | }
|
nkeynes@387 | 1670 | break;
|
nkeynes@387 | 1671 | default:
|
nkeynes@387 | 1672 | UNDEF();
|
nkeynes@387 | 1673 | break;
|
nkeynes@387 | 1674 | }
|
nkeynes@387 | 1675 | break;
|
nkeynes@387 | 1676 | }
|
nkeynes@387 | 1677 |
|
nkeynes@387 | 1678 |
|
nkeynes@387 | 1679 | sh4_stats_total++;
|
nkeynes@387 | 1680 | }
|