Search
lxdream.org :: lxdream/src/sh4/sh4.c
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4.c
changeset 569:a1c49e1e8776
prev566:59be465e5f01
next571:9bc09948d0f2
author nkeynes
date Fri Jan 04 11:54:17 2008 +0000 (12 years ago)
branchlxdream-mmu
permissions -rw-r--r--
last change Bring icache partially into line with the mmu, a little less slow with AT off
now.
file annotate diff log raw
nkeynes@378
     1
/**
nkeynes@561
     2
 * $Id$
nkeynes@378
     3
 * 
nkeynes@378
     4
 * SH4 parent module for all CPU modes and SH4 peripheral
nkeynes@378
     5
 * modules.
nkeynes@378
     6
 *
nkeynes@378
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@378
     8
 *
nkeynes@378
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@378
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@378
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@378
    12
 * (at your option) any later version.
nkeynes@378
    13
 *
nkeynes@378
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@378
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@378
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@378
    17
 * GNU General Public License for more details.
nkeynes@378
    18
 */
nkeynes@378
    19
nkeynes@378
    20
#define MODULE sh4_module
nkeynes@378
    21
#include <math.h>
nkeynes@378
    22
#include "dream.h"
nkeynes@422
    23
#include "dreamcast.h"
nkeynes@378
    24
#include "sh4/sh4core.h"
nkeynes@378
    25
#include "sh4/sh4mmio.h"
nkeynes@378
    26
#include "sh4/intc.h"
nkeynes@422
    27
#include "sh4/xltcache.h"
nkeynes@422
    28
#include "sh4/sh4stat.h"
nkeynes@378
    29
#include "mem.h"
nkeynes@378
    30
#include "clock.h"
nkeynes@378
    31
#include "syscall.h"
nkeynes@378
    32
nkeynes@378
    33
void sh4_init( void );
nkeynes@526
    34
void sh4_xlat_init( void );
nkeynes@378
    35
void sh4_reset( void );
nkeynes@378
    36
void sh4_start( void );
nkeynes@378
    37
void sh4_stop( void );
nkeynes@378
    38
void sh4_save_state( FILE *f );
nkeynes@378
    39
int sh4_load_state( FILE *f );
nkeynes@378
    40
nkeynes@378
    41
uint32_t sh4_run_slice( uint32_t );
nkeynes@378
    42
uint32_t sh4_xlat_run_slice( uint32_t );
nkeynes@378
    43
nkeynes@378
    44
struct dreamcast_module sh4_module = { "SH4", sh4_init, sh4_reset, 
nkeynes@378
    45
				       NULL, sh4_run_slice, sh4_stop,
nkeynes@378
    46
				       sh4_save_state, sh4_load_state };
nkeynes@378
    47
nkeynes@378
    48
struct sh4_registers sh4r;
nkeynes@378
    49
struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
nkeynes@378
    50
int sh4_breakpoint_count = 0;
nkeynes@569
    51
sh4ptr_t sh4_main_ram;
nkeynes@526
    52
static gboolean sh4_use_translator = FALSE;
nkeynes@569
    53
struct sh4_icache_struct sh4_icache = { NULL, -1, -1, 0 };
nkeynes@566
    54
nkeynes@378
    55
void sh4_set_use_xlat( gboolean use )
nkeynes@378
    56
{
nkeynes@526
    57
// No-op if the translator was not built
nkeynes@526
    58
#ifdef SH4_TRANSLATOR
nkeynes@378
    59
    if( use ) {
nkeynes@378
    60
	xlat_cache_init();
nkeynes@378
    61
	sh4_x86_init();
nkeynes@378
    62
	sh4_module.run_time_slice = sh4_xlat_run_slice;
nkeynes@378
    63
    } else {
nkeynes@378
    64
	sh4_module.run_time_slice = sh4_run_slice;
nkeynes@378
    65
    }
nkeynes@526
    66
    sh4_use_translator = use;
nkeynes@526
    67
#endif
nkeynes@378
    68
}
nkeynes@378
    69
nkeynes@378
    70
void sh4_init(void)
nkeynes@378
    71
{
nkeynes@378
    72
    register_io_regions( mmio_list_sh4mmio );
nkeynes@418
    73
    sh4_main_ram = mem_get_region_by_name(MEM_REGION_MAIN);
nkeynes@378
    74
    MMU_init();
nkeynes@378
    75
    sh4_reset();
nkeynes@378
    76
}
nkeynes@378
    77
nkeynes@378
    78
void sh4_reset(void)
nkeynes@378
    79
{
nkeynes@526
    80
    if(	sh4_use_translator ) {
nkeynes@472
    81
	xlat_flush_cache();
nkeynes@472
    82
    }
nkeynes@472
    83
nkeynes@378
    84
    /* zero everything out, for the sake of having a consistent state. */
nkeynes@378
    85
    memset( &sh4r, 0, sizeof(sh4r) );
nkeynes@378
    86
nkeynes@378
    87
    /* Resume running if we were halted */
nkeynes@378
    88
    sh4r.sh4_state = SH4_STATE_RUNNING;
nkeynes@378
    89
nkeynes@378
    90
    sh4r.pc    = 0xA0000000;
nkeynes@378
    91
    sh4r.new_pc= 0xA0000002;
nkeynes@378
    92
    sh4r.vbr   = 0x00000000;
nkeynes@378
    93
    sh4r.fpscr = 0x00040001;
nkeynes@378
    94
    sh4r.sr    = 0x700000F0;
nkeynes@378
    95
    sh4r.fr_bank = &sh4r.fr[0][0];
nkeynes@378
    96
nkeynes@378
    97
    /* Mem reset will do this, but if we want to reset _just_ the SH4... */
nkeynes@378
    98
    MMIO_WRITE( MMU, EXPEVT, EXC_POWER_RESET );
nkeynes@378
    99
nkeynes@378
   100
    /* Peripheral modules */
nkeynes@378
   101
    CPG_reset();
nkeynes@378
   102
    INTC_reset();
nkeynes@378
   103
    MMU_reset();
nkeynes@378
   104
    TMU_reset();
nkeynes@378
   105
    SCIF_reset();
nkeynes@401
   106
    sh4_stats_reset();
nkeynes@378
   107
}
nkeynes@378
   108
nkeynes@378
   109
void sh4_stop(void)
nkeynes@378
   110
{
nkeynes@526
   111
    if(	sh4_use_translator ) {
nkeynes@502
   112
	/* If we were running with the translator, update new_pc and in_delay_slot */
nkeynes@502
   113
	sh4r.new_pc = sh4r.pc+2;
nkeynes@502
   114
	sh4r.in_delay_slot = FALSE;
nkeynes@502
   115
    }
nkeynes@378
   116
nkeynes@378
   117
}
nkeynes@378
   118
nkeynes@378
   119
void sh4_save_state( FILE *f )
nkeynes@378
   120
{
nkeynes@526
   121
    if(	sh4_use_translator ) {
nkeynes@401
   122
	/* If we were running with the translator, update new_pc and in_delay_slot */
nkeynes@401
   123
	sh4r.new_pc = sh4r.pc+2;
nkeynes@401
   124
	sh4r.in_delay_slot = FALSE;
nkeynes@401
   125
    }
nkeynes@401
   126
nkeynes@378
   127
    fwrite( &sh4r, sizeof(sh4r), 1, f );
nkeynes@378
   128
    MMU_save_state( f );
nkeynes@378
   129
    INTC_save_state( f );
nkeynes@378
   130
    TMU_save_state( f );
nkeynes@378
   131
    SCIF_save_state( f );
nkeynes@378
   132
}
nkeynes@378
   133
nkeynes@378
   134
int sh4_load_state( FILE * f )
nkeynes@378
   135
{
nkeynes@526
   136
    if(	sh4_use_translator ) {
nkeynes@472
   137
	xlat_flush_cache();
nkeynes@472
   138
    }
nkeynes@378
   139
    fread( &sh4r, sizeof(sh4r), 1, f );
nkeynes@412
   140
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0]; // Fixup internal FR pointer
nkeynes@378
   141
    MMU_load_state( f );
nkeynes@378
   142
    INTC_load_state( f );
nkeynes@378
   143
    TMU_load_state( f );
nkeynes@378
   144
    return SCIF_load_state( f );
nkeynes@378
   145
}
nkeynes@378
   146
nkeynes@378
   147
nkeynes@566
   148
void sh4_set_breakpoint( uint32_t pc, breakpoint_type_t type )
nkeynes@378
   149
{
nkeynes@378
   150
    sh4_breakpoints[sh4_breakpoint_count].address = pc;
nkeynes@378
   151
    sh4_breakpoints[sh4_breakpoint_count].type = type;
nkeynes@378
   152
    sh4_breakpoint_count++;
nkeynes@378
   153
}
nkeynes@378
   154
nkeynes@566
   155
gboolean sh4_clear_breakpoint( uint32_t pc, breakpoint_type_t type )
nkeynes@378
   156
{
nkeynes@378
   157
    int i;
nkeynes@378
   158
nkeynes@378
   159
    for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@378
   160
	if( sh4_breakpoints[i].address == pc && 
nkeynes@378
   161
	    sh4_breakpoints[i].type == type ) {
nkeynes@378
   162
	    while( ++i < sh4_breakpoint_count ) {
nkeynes@378
   163
		sh4_breakpoints[i-1].address = sh4_breakpoints[i].address;
nkeynes@378
   164
		sh4_breakpoints[i-1].type = sh4_breakpoints[i].type;
nkeynes@378
   165
	    }
nkeynes@378
   166
	    sh4_breakpoint_count--;
nkeynes@378
   167
	    return TRUE;
nkeynes@378
   168
	}
nkeynes@378
   169
    }
nkeynes@378
   170
    return FALSE;
nkeynes@378
   171
}
nkeynes@378
   172
nkeynes@378
   173
int sh4_get_breakpoint( uint32_t pc )
nkeynes@378
   174
{
nkeynes@378
   175
    int i;
nkeynes@378
   176
    for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@378
   177
	if( sh4_breakpoints[i].address == pc )
nkeynes@378
   178
	    return sh4_breakpoints[i].type;
nkeynes@378
   179
    }
nkeynes@378
   180
    return 0;
nkeynes@378
   181
}
nkeynes@378
   182
nkeynes@401
   183
void sh4_set_pc( int pc )
nkeynes@401
   184
{
nkeynes@401
   185
    sh4r.pc = pc;
nkeynes@401
   186
    sh4r.new_pc = pc+2;
nkeynes@401
   187
}
nkeynes@401
   188
nkeynes@401
   189
nkeynes@401
   190
/******************************* Support methods ***************************/
nkeynes@401
   191
nkeynes@401
   192
static void sh4_switch_banks( )
nkeynes@401
   193
{
nkeynes@401
   194
    uint32_t tmp[8];
nkeynes@401
   195
nkeynes@401
   196
    memcpy( tmp, sh4r.r, sizeof(uint32_t)*8 );
nkeynes@401
   197
    memcpy( sh4r.r, sh4r.r_bank, sizeof(uint32_t)*8 );
nkeynes@401
   198
    memcpy( sh4r.r_bank, tmp, sizeof(uint32_t)*8 );
nkeynes@401
   199
}
nkeynes@401
   200
nkeynes@401
   201
void sh4_write_sr( uint32_t newval )
nkeynes@401
   202
{
nkeynes@401
   203
    if( (newval ^ sh4r.sr) & SR_RB )
nkeynes@401
   204
        sh4_switch_banks();
nkeynes@401
   205
    sh4r.sr = newval;
nkeynes@401
   206
    sh4r.t = (newval&SR_T) ? 1 : 0;
nkeynes@401
   207
    sh4r.s = (newval&SR_S) ? 1 : 0;
nkeynes@401
   208
    sh4r.m = (newval&SR_M) ? 1 : 0;
nkeynes@401
   209
    sh4r.q = (newval&SR_Q) ? 1 : 0;
nkeynes@401
   210
    intc_mask_changed();
nkeynes@401
   211
}
nkeynes@401
   212
nkeynes@401
   213
uint32_t sh4_read_sr( void )
nkeynes@401
   214
{
nkeynes@401
   215
    /* synchronize sh4r.sr with the various bitflags */
nkeynes@401
   216
    sh4r.sr &= SR_MQSTMASK;
nkeynes@401
   217
    if( sh4r.t ) sh4r.sr |= SR_T;
nkeynes@401
   218
    if( sh4r.s ) sh4r.sr |= SR_S;
nkeynes@401
   219
    if( sh4r.m ) sh4r.sr |= SR_M;
nkeynes@401
   220
    if( sh4r.q ) sh4r.sr |= SR_Q;
nkeynes@401
   221
    return sh4r.sr;
nkeynes@401
   222
}
nkeynes@401
   223
nkeynes@401
   224
nkeynes@401
   225
nkeynes@401
   226
#define RAISE( x, v ) do{			\
nkeynes@401
   227
    if( sh4r.vbr == 0 ) { \
nkeynes@401
   228
        ERROR( "%08X: VBR not initialized while raising exception %03X, halting", sh4r.pc, x ); \
nkeynes@401
   229
        dreamcast_stop(); return FALSE;	\
nkeynes@401
   230
    } else { \
nkeynes@401
   231
        sh4r.spc = sh4r.pc;	\
nkeynes@401
   232
        sh4r.ssr = sh4_read_sr(); \
nkeynes@401
   233
        sh4r.sgr = sh4r.r[15]; \
nkeynes@401
   234
        MMIO_WRITE(MMU,EXPEVT,x); \
nkeynes@401
   235
        sh4r.pc = sh4r.vbr + v; \
nkeynes@401
   236
        sh4r.new_pc = sh4r.pc + 2; \
nkeynes@401
   237
        sh4_write_sr( sh4r.ssr |SR_MD|SR_BL|SR_RB ); \
nkeynes@401
   238
	if( sh4r.in_delay_slot ) { \
nkeynes@401
   239
	    sh4r.in_delay_slot = 0; \
nkeynes@401
   240
	    sh4r.spc -= 2; \
nkeynes@401
   241
	} \
nkeynes@401
   242
    } \
nkeynes@401
   243
    return TRUE; } while(0)
nkeynes@401
   244
nkeynes@401
   245
/**
nkeynes@401
   246
 * Raise a general CPU exception for the specified exception code.
nkeynes@401
   247
 * (NOT for TRAPA or TLB exceptions)
nkeynes@401
   248
 */
nkeynes@401
   249
gboolean sh4_raise_exception( int code )
nkeynes@401
   250
{
nkeynes@401
   251
    RAISE( code, EXV_EXCEPTION );
nkeynes@401
   252
}
nkeynes@401
   253
nkeynes@559
   254
/**
nkeynes@559
   255
 * Raise a CPU reset exception with the specified exception code.
nkeynes@559
   256
 */
nkeynes@559
   257
gboolean sh4_raise_reset( int code )
nkeynes@559
   258
{
nkeynes@559
   259
    // FIXME: reset modules as per "manual reset"
nkeynes@559
   260
    sh4_reset();
nkeynes@559
   261
    MMIO_WRITE(MMU,EXPEVT,code);
nkeynes@559
   262
    sh4r.vbr = 0;
nkeynes@559
   263
    sh4r.pc = 0xA0000000;
nkeynes@559
   264
    sh4r.new_pc = sh4r.pc + 2;
nkeynes@559
   265
    sh4_write_sr( (sh4r.sr|SR_MD|SR_BL|SR_RB|SR_IMASK)
nkeynes@559
   266
		  &(~SR_FD) );
nkeynes@559
   267
}
nkeynes@559
   268
nkeynes@401
   269
gboolean sh4_raise_trap( int trap )
nkeynes@401
   270
{
nkeynes@401
   271
    MMIO_WRITE( MMU, TRA, trap<<2 );
nkeynes@401
   272
    return sh4_raise_exception( EXC_TRAP );
nkeynes@401
   273
}
nkeynes@401
   274
nkeynes@401
   275
gboolean sh4_raise_slot_exception( int normal_code, int slot_code ) {
nkeynes@401
   276
    if( sh4r.in_delay_slot ) {
nkeynes@401
   277
	return sh4_raise_exception(slot_code);
nkeynes@401
   278
    } else {
nkeynes@401
   279
	return sh4_raise_exception(normal_code);
nkeynes@401
   280
    }
nkeynes@401
   281
}
nkeynes@401
   282
nkeynes@401
   283
gboolean sh4_raise_tlb_exception( int code )
nkeynes@401
   284
{
nkeynes@401
   285
    RAISE( code, EXV_TLBMISS );
nkeynes@401
   286
}
nkeynes@401
   287
nkeynes@401
   288
void sh4_accept_interrupt( void )
nkeynes@401
   289
{
nkeynes@401
   290
    uint32_t code = intc_accept_interrupt();
nkeynes@401
   291
    sh4r.ssr = sh4_read_sr();
nkeynes@401
   292
    sh4r.spc = sh4r.pc;
nkeynes@401
   293
    sh4r.sgr = sh4r.r[15];
nkeynes@401
   294
    sh4_write_sr( sh4r.ssr|SR_BL|SR_MD|SR_RB );
nkeynes@401
   295
    MMIO_WRITE( MMU, INTEVT, code );
nkeynes@401
   296
    sh4r.pc = sh4r.vbr + 0x600;
nkeynes@401
   297
    sh4r.new_pc = sh4r.pc + 2;
nkeynes@401
   298
    //    WARN( "Accepting interrupt %03X, from %08X => %08X", code, sh4r.spc, sh4r.pc );
nkeynes@401
   299
}
nkeynes@401
   300
nkeynes@401
   301
void signsat48( void )
nkeynes@401
   302
{
nkeynes@401
   303
    if( ((int64_t)sh4r.mac) < (int64_t)0xFFFF800000000000LL )
nkeynes@401
   304
	sh4r.mac = 0xFFFF800000000000LL;
nkeynes@401
   305
    else if( ((int64_t)sh4r.mac) > (int64_t)0x00007FFFFFFFFFFFLL )
nkeynes@401
   306
	sh4r.mac = 0x00007FFFFFFFFFFFLL;
nkeynes@401
   307
}
nkeynes@401
   308
nkeynes@401
   309
void sh4_fsca( uint32_t anglei, float *fr )
nkeynes@401
   310
{
nkeynes@401
   311
    float angle = (((float)(anglei&0xFFFF))/65536.0) * 2 * M_PI;
nkeynes@401
   312
    *fr++ = cosf(angle);
nkeynes@401
   313
    *fr = sinf(angle);
nkeynes@401
   314
}
nkeynes@401
   315
nkeynes@401
   316
void sh4_sleep(void)
nkeynes@401
   317
{
nkeynes@401
   318
    if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
nkeynes@401
   319
	sh4r.sh4_state = SH4_STATE_STANDBY;
nkeynes@401
   320
    } else {
nkeynes@401
   321
	sh4r.sh4_state = SH4_STATE_SLEEP;
nkeynes@401
   322
    }
nkeynes@401
   323
}
nkeynes@401
   324
nkeynes@401
   325
/**
nkeynes@401
   326
 * Compute the matrix tranform of fv given the matrix xf.
nkeynes@401
   327
 * Both fv and xf are word-swapped as per the sh4r.fr banks
nkeynes@401
   328
 */
nkeynes@401
   329
void sh4_ftrv( float *target, float *xf )
nkeynes@401
   330
{
nkeynes@401
   331
    float fv[4] = { target[1], target[0], target[3], target[2] };
nkeynes@401
   332
    target[1] = xf[1] * fv[0] + xf[5]*fv[1] +
nkeynes@401
   333
	xf[9]*fv[2] + xf[13]*fv[3];
nkeynes@401
   334
    target[0] = xf[0] * fv[0] + xf[4]*fv[1] +
nkeynes@401
   335
	xf[8]*fv[2] + xf[12]*fv[3];
nkeynes@401
   336
    target[3] = xf[3] * fv[0] + xf[7]*fv[1] +
nkeynes@401
   337
	xf[11]*fv[2] + xf[15]*fv[3];
nkeynes@401
   338
    target[2] = xf[2] * fv[0] + xf[6]*fv[1] +
nkeynes@401
   339
	xf[10]*fv[2] + xf[14]*fv[3];
nkeynes@401
   340
}
nkeynes@401
   341
.