nkeynes@359 | 1 | /**
|
nkeynes@561 | 2 | * $Id$
|
nkeynes@359 | 3 | *
|
nkeynes@359 | 4 | * SH4 => x86 translation. This version does no real optimization, it just
|
nkeynes@359 | 5 | * outputs straight-line x86 code - it mainly exists to provide a baseline
|
nkeynes@359 | 6 | * to test the optimizing versions against.
|
nkeynes@359 | 7 | *
|
nkeynes@359 | 8 | * Copyright (c) 2007 Nathan Keynes.
|
nkeynes@359 | 9 | *
|
nkeynes@359 | 10 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@359 | 11 | * it under the terms of the GNU General Public License as published by
|
nkeynes@359 | 12 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@359 | 13 | * (at your option) any later version.
|
nkeynes@359 | 14 | *
|
nkeynes@359 | 15 | * This program is distributed in the hope that it will be useful,
|
nkeynes@359 | 16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@359 | 17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@359 | 18 | * GNU General Public License for more details.
|
nkeynes@359 | 19 | */
|
nkeynes@359 | 20 |
|
nkeynes@368 | 21 | #include <assert.h>
|
nkeynes@388 | 22 | #include <math.h>
|
nkeynes@368 | 23 |
|
nkeynes@380 | 24 | #ifndef NDEBUG
|
nkeynes@380 | 25 | #define DEBUG_JUMPS 1
|
nkeynes@380 | 26 | #endif
|
nkeynes@380 | 27 |
|
nkeynes@417 | 28 | #include "sh4/xltcache.h"
|
nkeynes@368 | 29 | #include "sh4/sh4core.h"
|
nkeynes@368 | 30 | #include "sh4/sh4trans.h"
|
nkeynes@388 | 31 | #include "sh4/sh4mmio.h"
|
nkeynes@368 | 32 | #include "sh4/x86op.h"
|
nkeynes@368 | 33 | #include "clock.h"
|
nkeynes@368 | 34 |
|
nkeynes@368 | 35 | #define DEFAULT_BACKPATCH_SIZE 4096
|
nkeynes@368 | 36 |
|
nkeynes@559 | 37 | struct backpatch_record {
|
nkeynes@559 | 38 | uint32_t *fixup_addr;
|
nkeynes@559 | 39 | uint32_t fixup_icount;
|
nkeynes@559 | 40 | uint32_t exc_code;
|
nkeynes@559 | 41 | };
|
nkeynes@559 | 42 |
|
nkeynes@368 | 43 | /**
|
nkeynes@368 | 44 | * Struct to manage internal translation state. This state is not saved -
|
nkeynes@368 | 45 | * it is only valid between calls to sh4_translate_begin_block() and
|
nkeynes@368 | 46 | * sh4_translate_end_block()
|
nkeynes@368 | 47 | */
|
nkeynes@368 | 48 | struct sh4_x86_state {
|
nkeynes@368 | 49 | gboolean in_delay_slot;
|
nkeynes@368 | 50 | gboolean priv_checked; /* true if we've already checked the cpu mode. */
|
nkeynes@368 | 51 | gboolean fpuen_checked; /* true if we've already checked fpu enabled. */
|
nkeynes@409 | 52 | gboolean branch_taken; /* true if we branched unconditionally */
|
nkeynes@408 | 53 | uint32_t block_start_pc;
|
nkeynes@547 | 54 | uint32_t stack_posn; /* Trace stack height for alignment purposes */
|
nkeynes@417 | 55 | int tstate;
|
nkeynes@368 | 56 |
|
nkeynes@368 | 57 | /* Allocated memory for the (block-wide) back-patch list */
|
nkeynes@559 | 58 | struct backpatch_record *backpatch_list;
|
nkeynes@368 | 59 | uint32_t backpatch_posn;
|
nkeynes@368 | 60 | uint32_t backpatch_size;
|
nkeynes@368 | 61 | };
|
nkeynes@368 | 62 |
|
nkeynes@417 | 63 | #define TSTATE_NONE -1
|
nkeynes@417 | 64 | #define TSTATE_O 0
|
nkeynes@417 | 65 | #define TSTATE_C 2
|
nkeynes@417 | 66 | #define TSTATE_E 4
|
nkeynes@417 | 67 | #define TSTATE_NE 5
|
nkeynes@417 | 68 | #define TSTATE_G 0xF
|
nkeynes@417 | 69 | #define TSTATE_GE 0xD
|
nkeynes@417 | 70 | #define TSTATE_A 7
|
nkeynes@417 | 71 | #define TSTATE_AE 3
|
nkeynes@417 | 72 |
|
nkeynes@417 | 73 | /** Branch if T is set (either in the current cflags, or in sh4r.t) */
|
nkeynes@417 | 74 | #define JT_rel8(rel8,label) if( sh4_x86.tstate == TSTATE_NONE ) { \
|
nkeynes@417 | 75 | CMP_imm8s_sh4r( 1, R_T ); sh4_x86.tstate = TSTATE_E; } \
|
nkeynes@417 | 76 | OP(0x70+sh4_x86.tstate); OP(rel8); \
|
nkeynes@417 | 77 | MARK_JMP(rel8,label)
|
nkeynes@417 | 78 | /** Branch if T is clear (either in the current cflags or in sh4r.t) */
|
nkeynes@417 | 79 | #define JF_rel8(rel8,label) if( sh4_x86.tstate == TSTATE_NONE ) { \
|
nkeynes@417 | 80 | CMP_imm8s_sh4r( 1, R_T ); sh4_x86.tstate = TSTATE_E; } \
|
nkeynes@417 | 81 | OP(0x70+ (sh4_x86.tstate^1)); OP(rel8); \
|
nkeynes@417 | 82 | MARK_JMP(rel8, label)
|
nkeynes@417 | 83 |
|
nkeynes@368 | 84 | static struct sh4_x86_state sh4_x86;
|
nkeynes@368 | 85 |
|
nkeynes@388 | 86 | static uint32_t max_int = 0x7FFFFFFF;
|
nkeynes@388 | 87 | static uint32_t min_int = 0x80000000;
|
nkeynes@394 | 88 | static uint32_t save_fcw; /* save value for fpu control word */
|
nkeynes@394 | 89 | static uint32_t trunc_fcw = 0x0F7F; /* fcw value for truncation mode */
|
nkeynes@386 | 90 |
|
nkeynes@368 | 91 | void sh4_x86_init()
|
nkeynes@368 | 92 | {
|
nkeynes@368 | 93 | sh4_x86.backpatch_list = malloc(DEFAULT_BACKPATCH_SIZE);
|
nkeynes@559 | 94 | sh4_x86.backpatch_size = DEFAULT_BACKPATCH_SIZE / sizeof(struct backpatch_record);
|
nkeynes@368 | 95 | }
|
nkeynes@368 | 96 |
|
nkeynes@368 | 97 |
|
nkeynes@559 | 98 | static void sh4_x86_add_backpatch( uint8_t *fixup_addr, uint32_t fixup_pc, uint32_t exc_code )
|
nkeynes@368 | 99 | {
|
nkeynes@368 | 100 | if( sh4_x86.backpatch_posn == sh4_x86.backpatch_size ) {
|
nkeynes@368 | 101 | sh4_x86.backpatch_size <<= 1;
|
nkeynes@559 | 102 | sh4_x86.backpatch_list = realloc( sh4_x86.backpatch_list,
|
nkeynes@559 | 103 | sh4_x86.backpatch_size * sizeof(struct backpatch_record));
|
nkeynes@368 | 104 | assert( sh4_x86.backpatch_list != NULL );
|
nkeynes@368 | 105 | }
|
nkeynes@559 | 106 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@559 | 107 | fixup_pc -= 2;
|
nkeynes@368 | 108 | }
|
nkeynes@559 | 109 | sh4_x86.backpatch_list[sh4_x86.backpatch_posn].fixup_addr = (uint32_t *)fixup_addr;
|
nkeynes@559 | 110 | sh4_x86.backpatch_list[sh4_x86.backpatch_posn].fixup_icount = (fixup_pc - sh4_x86.block_start_pc)>>1;
|
nkeynes@559 | 111 | sh4_x86.backpatch_list[sh4_x86.backpatch_posn].exc_code = exc_code;
|
nkeynes@559 | 112 | sh4_x86.backpatch_posn++;
|
nkeynes@368 | 113 | }
|
nkeynes@368 | 114 |
|
nkeynes@359 | 115 | /**
|
nkeynes@359 | 116 | * Emit an instruction to load an SH4 reg into a real register
|
nkeynes@359 | 117 | */
|
nkeynes@359 | 118 | static inline void load_reg( int x86reg, int sh4reg )
|
nkeynes@359 | 119 | {
|
nkeynes@359 | 120 | /* mov [bp+n], reg */
|
nkeynes@361 | 121 | OP(0x8B);
|
nkeynes@361 | 122 | OP(0x45 + (x86reg<<3));
|
nkeynes@359 | 123 | OP(REG_OFFSET(r[sh4reg]));
|
nkeynes@359 | 124 | }
|
nkeynes@359 | 125 |
|
nkeynes@374 | 126 | static inline void load_reg16s( int x86reg, int sh4reg )
|
nkeynes@368 | 127 | {
|
nkeynes@374 | 128 | OP(0x0F);
|
nkeynes@374 | 129 | OP(0xBF);
|
nkeynes@374 | 130 | MODRM_r32_sh4r(x86reg, REG_OFFSET(r[sh4reg]));
|
nkeynes@368 | 131 | }
|
nkeynes@368 | 132 |
|
nkeynes@374 | 133 | static inline void load_reg16u( int x86reg, int sh4reg )
|
nkeynes@368 | 134 | {
|
nkeynes@374 | 135 | OP(0x0F);
|
nkeynes@374 | 136 | OP(0xB7);
|
nkeynes@374 | 137 | MODRM_r32_sh4r(x86reg, REG_OFFSET(r[sh4reg]));
|
nkeynes@374 | 138 |
|
nkeynes@368 | 139 | }
|
nkeynes@368 | 140 |
|
nkeynes@380 | 141 | #define load_spreg( x86reg, regoff ) MOV_sh4r_r32( regoff, x86reg )
|
nkeynes@380 | 142 | #define store_spreg( x86reg, regoff ) MOV_r32_sh4r( x86reg, regoff )
|
nkeynes@359 | 143 | /**
|
nkeynes@359 | 144 | * Emit an instruction to load an immediate value into a register
|
nkeynes@359 | 145 | */
|
nkeynes@359 | 146 | static inline void load_imm32( int x86reg, uint32_t value ) {
|
nkeynes@359 | 147 | /* mov #value, reg */
|
nkeynes@359 | 148 | OP(0xB8 + x86reg);
|
nkeynes@359 | 149 | OP32(value);
|
nkeynes@359 | 150 | }
|
nkeynes@359 | 151 |
|
nkeynes@359 | 152 | /**
|
nkeynes@527 | 153 | * Load an immediate 64-bit quantity (note: x86-64 only)
|
nkeynes@527 | 154 | */
|
nkeynes@527 | 155 | static inline void load_imm64( int x86reg, uint32_t value ) {
|
nkeynes@527 | 156 | /* mov #value, reg */
|
nkeynes@527 | 157 | REXW();
|
nkeynes@527 | 158 | OP(0xB8 + x86reg);
|
nkeynes@527 | 159 | OP64(value);
|
nkeynes@527 | 160 | }
|
nkeynes@527 | 161 |
|
nkeynes@527 | 162 |
|
nkeynes@527 | 163 | /**
|
nkeynes@359 | 164 | * Emit an instruction to store an SH4 reg (RN)
|
nkeynes@359 | 165 | */
|
nkeynes@359 | 166 | void static inline store_reg( int x86reg, int sh4reg ) {
|
nkeynes@359 | 167 | /* mov reg, [bp+n] */
|
nkeynes@361 | 168 | OP(0x89);
|
nkeynes@361 | 169 | OP(0x45 + (x86reg<<3));
|
nkeynes@359 | 170 | OP(REG_OFFSET(r[sh4reg]));
|
nkeynes@359 | 171 | }
|
nkeynes@374 | 172 |
|
nkeynes@374 | 173 | #define load_fr_bank(bankreg) load_spreg( bankreg, REG_OFFSET(fr_bank))
|
nkeynes@374 | 174 |
|
nkeynes@375 | 175 | /**
|
nkeynes@375 | 176 | * Load an FR register (single-precision floating point) into an integer x86
|
nkeynes@375 | 177 | * register (eg for register-to-register moves)
|
nkeynes@375 | 178 | */
|
nkeynes@375 | 179 | void static inline load_fr( int bankreg, int x86reg, int frm )
|
nkeynes@375 | 180 | {
|
nkeynes@375 | 181 | OP(0x8B); OP(0x40+bankreg+(x86reg<<3)); OP((frm^1)<<2);
|
nkeynes@375 | 182 | }
|
nkeynes@375 | 183 |
|
nkeynes@375 | 184 | /**
|
nkeynes@375 | 185 | * Store an FR register (single-precision floating point) into an integer x86
|
nkeynes@375 | 186 | * register (eg for register-to-register moves)
|
nkeynes@375 | 187 | */
|
nkeynes@375 | 188 | void static inline store_fr( int bankreg, int x86reg, int frn )
|
nkeynes@375 | 189 | {
|
nkeynes@375 | 190 | OP(0x89); OP(0x40+bankreg+(x86reg<<3)); OP((frn^1)<<2);
|
nkeynes@375 | 191 | }
|
nkeynes@375 | 192 |
|
nkeynes@375 | 193 |
|
nkeynes@375 | 194 | /**
|
nkeynes@375 | 195 | * Load a pointer to the back fp back into the specified x86 register. The
|
nkeynes@375 | 196 | * bankreg must have been previously loaded with FPSCR.
|
nkeynes@388 | 197 | * NB: 12 bytes
|
nkeynes@375 | 198 | */
|
nkeynes@374 | 199 | static inline void load_xf_bank( int bankreg )
|
nkeynes@374 | 200 | {
|
nkeynes@386 | 201 | NOT_r32( bankreg );
|
nkeynes@374 | 202 | SHR_imm8_r32( (21 - 6), bankreg ); // Extract bit 21 then *64 for bank size
|
nkeynes@374 | 203 | AND_imm8s_r32( 0x40, bankreg ); // Complete extraction
|
nkeynes@374 | 204 | OP(0x8D); OP(0x44+(bankreg<<3)); OP(0x28+bankreg); OP(REG_OFFSET(fr)); // LEA [ebp+bankreg+disp], bankreg
|
nkeynes@374 | 205 | }
|
nkeynes@374 | 206 |
|
nkeynes@375 | 207 | /**
|
nkeynes@386 | 208 | * Update the fr_bank pointer based on the current fpscr value.
|
nkeynes@386 | 209 | */
|
nkeynes@386 | 210 | static inline void update_fr_bank( int fpscrreg )
|
nkeynes@386 | 211 | {
|
nkeynes@386 | 212 | SHR_imm8_r32( (21 - 6), fpscrreg ); // Extract bit 21 then *64 for bank size
|
nkeynes@386 | 213 | AND_imm8s_r32( 0x40, fpscrreg ); // Complete extraction
|
nkeynes@386 | 214 | OP(0x8D); OP(0x44+(fpscrreg<<3)); OP(0x28+fpscrreg); OP(REG_OFFSET(fr)); // LEA [ebp+fpscrreg+disp], fpscrreg
|
nkeynes@386 | 215 | store_spreg( fpscrreg, REG_OFFSET(fr_bank) );
|
nkeynes@386 | 216 | }
|
nkeynes@386 | 217 | /**
|
nkeynes@377 | 218 | * Push FPUL (as a 32-bit float) onto the FPU stack
|
nkeynes@377 | 219 | */
|
nkeynes@377 | 220 | static inline void push_fpul( )
|
nkeynes@377 | 221 | {
|
nkeynes@377 | 222 | OP(0xD9); OP(0x45); OP(R_FPUL);
|
nkeynes@377 | 223 | }
|
nkeynes@377 | 224 |
|
nkeynes@377 | 225 | /**
|
nkeynes@377 | 226 | * Pop FPUL (as a 32-bit float) from the FPU stack
|
nkeynes@377 | 227 | */
|
nkeynes@377 | 228 | static inline void pop_fpul( )
|
nkeynes@377 | 229 | {
|
nkeynes@377 | 230 | OP(0xD9); OP(0x5D); OP(R_FPUL);
|
nkeynes@377 | 231 | }
|
nkeynes@377 | 232 |
|
nkeynes@377 | 233 | /**
|
nkeynes@375 | 234 | * Push a 32-bit float onto the FPU stack, with bankreg previously loaded
|
nkeynes@375 | 235 | * with the location of the current fp bank.
|
nkeynes@375 | 236 | */
|
nkeynes@374 | 237 | static inline void push_fr( int bankreg, int frm )
|
nkeynes@374 | 238 | {
|
nkeynes@374 | 239 | OP(0xD9); OP(0x40 + bankreg); OP((frm^1)<<2); // FLD.S [bankreg + frm^1*4]
|
nkeynes@374 | 240 | }
|
nkeynes@374 | 241 |
|
nkeynes@375 | 242 | /**
|
nkeynes@375 | 243 | * Pop a 32-bit float from the FPU stack and store it back into the fp bank,
|
nkeynes@375 | 244 | * with bankreg previously loaded with the location of the current fp bank.
|
nkeynes@375 | 245 | */
|
nkeynes@374 | 246 | static inline void pop_fr( int bankreg, int frm )
|
nkeynes@374 | 247 | {
|
nkeynes@374 | 248 | OP(0xD9); OP(0x58 + bankreg); OP((frm^1)<<2); // FST.S [bankreg + frm^1*4]
|
nkeynes@374 | 249 | }
|
nkeynes@374 | 250 |
|
nkeynes@375 | 251 | /**
|
nkeynes@375 | 252 | * Push a 64-bit double onto the FPU stack, with bankreg previously loaded
|
nkeynes@375 | 253 | * with the location of the current fp bank.
|
nkeynes@375 | 254 | */
|
nkeynes@374 | 255 | static inline void push_dr( int bankreg, int frm )
|
nkeynes@374 | 256 | {
|
nkeynes@377 | 257 | OP(0xDD); OP(0x40 + bankreg); OP(frm<<2); // FLD.D [bankreg + frm*4]
|
nkeynes@374 | 258 | }
|
nkeynes@374 | 259 |
|
nkeynes@374 | 260 | static inline void pop_dr( int bankreg, int frm )
|
nkeynes@374 | 261 | {
|
nkeynes@377 | 262 | OP(0xDD); OP(0x58 + bankreg); OP(frm<<2); // FST.D [bankreg + frm*4]
|
nkeynes@374 | 263 | }
|
nkeynes@374 | 264 |
|
nkeynes@368 | 265 | /* Exception checks - Note that all exception checks will clobber EAX */
|
nkeynes@416 | 266 |
|
nkeynes@416 | 267 | #define check_priv( ) \
|
nkeynes@416 | 268 | if( !sh4_x86.priv_checked ) { \
|
nkeynes@416 | 269 | sh4_x86.priv_checked = TRUE;\
|
nkeynes@416 | 270 | load_spreg( R_EAX, R_SR );\
|
nkeynes@416 | 271 | AND_imm32_r32( SR_MD, R_EAX );\
|
nkeynes@416 | 272 | if( sh4_x86.in_delay_slot ) {\
|
nkeynes@559 | 273 | JE_exc( EXC_SLOT_ILLEGAL );\
|
nkeynes@416 | 274 | } else {\
|
nkeynes@559 | 275 | JE_exc( EXC_ILLEGAL );\
|
nkeynes@416 | 276 | }\
|
nkeynes@416 | 277 | }\
|
nkeynes@416 | 278 |
|
nkeynes@416 | 279 | #define check_fpuen( ) \
|
nkeynes@416 | 280 | if( !sh4_x86.fpuen_checked ) {\
|
nkeynes@416 | 281 | sh4_x86.fpuen_checked = TRUE;\
|
nkeynes@416 | 282 | load_spreg( R_EAX, R_SR );\
|
nkeynes@416 | 283 | AND_imm32_r32( SR_FD, R_EAX );\
|
nkeynes@416 | 284 | if( sh4_x86.in_delay_slot ) {\
|
nkeynes@559 | 285 | JNE_exc(EXC_SLOT_FPU_DISABLED);\
|
nkeynes@416 | 286 | } else {\
|
nkeynes@559 | 287 | JNE_exc(EXC_FPU_DISABLED);\
|
nkeynes@416 | 288 | }\
|
nkeynes@416 | 289 | }
|
nkeynes@416 | 290 |
|
nkeynes@559 | 291 | #define check_ralign16( x86reg ) \
|
nkeynes@559 | 292 | TEST_imm32_r32( 0x00000001, x86reg ); \
|
nkeynes@559 | 293 | JNE_exc(EXC_DATA_ADDR_READ)
|
nkeynes@416 | 294 |
|
nkeynes@559 | 295 | #define check_walign16( x86reg ) \
|
nkeynes@559 | 296 | TEST_imm32_r32( 0x00000001, x86reg ); \
|
nkeynes@559 | 297 | JNE_exc(EXC_DATA_ADDR_WRITE);
|
nkeynes@368 | 298 |
|
nkeynes@559 | 299 | #define check_ralign32( x86reg ) \
|
nkeynes@559 | 300 | TEST_imm32_r32( 0x00000003, x86reg ); \
|
nkeynes@559 | 301 | JNE_exc(EXC_DATA_ADDR_READ)
|
nkeynes@368 | 302 |
|
nkeynes@559 | 303 | #define check_walign32( x86reg ) \
|
nkeynes@559 | 304 | TEST_imm32_r32( 0x00000003, x86reg ); \
|
nkeynes@559 | 305 | JNE_exc(EXC_DATA_ADDR_WRITE);
|
nkeynes@368 | 306 |
|
nkeynes@361 | 307 | #define UNDEF()
|
nkeynes@361 | 308 | #define MEM_RESULT(value_reg) if(value_reg != R_EAX) { MOV_r32_r32(R_EAX,value_reg); }
|
nkeynes@559 | 309 | #define MEM_READ_BYTE( addr_reg, value_reg ) call_func1(sh4_read_byte, addr_reg ); TEST_r32_r32( R_EDX, R_EDX ); JNE_exc(-1); MEM_RESULT(value_reg)
|
nkeynes@559 | 310 | #define MEM_READ_WORD( addr_reg, value_reg ) call_func1(sh4_read_word, addr_reg ); TEST_r32_r32( R_EDX, R_EDX ); JNE_exc(-1); MEM_RESULT(value_reg)
|
nkeynes@559 | 311 | #define MEM_READ_LONG( addr_reg, value_reg ) call_func1(sh4_read_long, addr_reg ); TEST_r32_r32( R_EDX, R_EDX ); JNE_exc(-1); MEM_RESULT(value_reg)
|
nkeynes@559 | 312 | #define MEM_WRITE_BYTE( addr_reg, value_reg ) call_func2(sh4_write_byte, addr_reg, value_reg); TEST_r32_r32( R_EAX, R_EAX ); JNE_exc(-1);
|
nkeynes@559 | 313 | #define MEM_WRITE_WORD( addr_reg, value_reg ) call_func2(sh4_write_word, addr_reg, value_reg); TEST_r32_r32( R_EAX, R_EAX ); JNE_exc(-1);
|
nkeynes@559 | 314 | #define MEM_WRITE_LONG( addr_reg, value_reg ) call_func2(sh4_write_long, addr_reg, value_reg); TEST_r32_r32( R_EAX, R_EAX ); JNE_exc(-1);
|
nkeynes@361 | 315 |
|
nkeynes@559 | 316 | #define MEM_READ_SIZE (CALL_FUNC1_SIZE+8)
|
nkeynes@559 | 317 | #define MEM_WRITE_SIZE (CALL_FUNC2_SIZE+8)
|
nkeynes@559 | 318 |
|
nkeynes@559 | 319 | #define SLOTILLEGAL() JMP_exc(EXC_SLOT_ILLEGAL); sh4_x86.in_delay_slot = FALSE; return 1;
|
nkeynes@368 | 320 |
|
nkeynes@539 | 321 | /****** Import appropriate calling conventions ******/
|
nkeynes@539 | 322 | #if SH4_TRANSLATOR == TARGET_X86_64
|
nkeynes@539 | 323 | #include "sh4/ia64abi.h"
|
nkeynes@539 | 324 | #else /* SH4_TRANSLATOR == TARGET_X86 */
|
nkeynes@539 | 325 | #ifdef APPLE_BUILD
|
nkeynes@539 | 326 | #include "sh4/ia32mac.h"
|
nkeynes@539 | 327 | #else
|
nkeynes@539 | 328 | #include "sh4/ia32abi.h"
|
nkeynes@539 | 329 | #endif
|
nkeynes@539 | 330 | #endif
|
nkeynes@539 | 331 |
|
nkeynes@539 | 332 |
|
nkeynes@359 | 333 | /**
|
nkeynes@359 | 334 | * Translate a single instruction. Delayed branches are handled specially
|
nkeynes@359 | 335 | * by translating both branch and delayed instruction as a single unit (as
|
nkeynes@359 | 336 | *
|
nkeynes@359 | 337 | *
|
nkeynes@359 | 338 | * @return true if the instruction marks the end of a basic block
|
nkeynes@359 | 339 | * (eg a branch or
|
nkeynes@359 | 340 | */
|
nkeynes@526 | 341 | uint32_t sh4_translate_instruction( sh4addr_t pc )
|
nkeynes@359 | 342 | {
|
nkeynes@388 | 343 | uint32_t ir;
|
nkeynes@388 | 344 | /* Read instruction */
|
nkeynes@569 | 345 | if( IS_IN_ICACHE(pc) ) {
|
nkeynes@569 | 346 | ir = *(uint16_t *)GET_ICACHE_PTR(pc);
|
nkeynes@388 | 347 | } else {
|
nkeynes@569 | 348 | ir = sh4_read_word(pc);
|
nkeynes@388 | 349 | }
|
nkeynes@359 | 350 | switch( (ir&0xF000) >> 12 ) {
|
nkeynes@359 | 351 | case 0x0:
|
nkeynes@359 | 352 | switch( ir&0xF ) {
|
nkeynes@359 | 353 | case 0x2:
|
nkeynes@359 | 354 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@359 | 355 | case 0x0:
|
nkeynes@359 | 356 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@359 | 357 | case 0x0:
|
nkeynes@359 | 358 | { /* STC SR, Rn */
|
nkeynes@359 | 359 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 360 | check_priv();
|
nkeynes@374 | 361 | call_func0(sh4_read_sr);
|
nkeynes@368 | 362 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 363 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 364 | }
|
nkeynes@359 | 365 | break;
|
nkeynes@359 | 366 | case 0x1:
|
nkeynes@359 | 367 | { /* STC GBR, Rn */
|
nkeynes@359 | 368 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 369 | load_spreg( R_EAX, R_GBR );
|
nkeynes@359 | 370 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 371 | }
|
nkeynes@359 | 372 | break;
|
nkeynes@359 | 373 | case 0x2:
|
nkeynes@359 | 374 | { /* STC VBR, Rn */
|
nkeynes@359 | 375 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 376 | check_priv();
|
nkeynes@359 | 377 | load_spreg( R_EAX, R_VBR );
|
nkeynes@359 | 378 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 379 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 380 | }
|
nkeynes@359 | 381 | break;
|
nkeynes@359 | 382 | case 0x3:
|
nkeynes@359 | 383 | { /* STC SSR, Rn */
|
nkeynes@359 | 384 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 385 | check_priv();
|
nkeynes@359 | 386 | load_spreg( R_EAX, R_SSR );
|
nkeynes@359 | 387 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 388 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 389 | }
|
nkeynes@359 | 390 | break;
|
nkeynes@359 | 391 | case 0x4:
|
nkeynes@359 | 392 | { /* STC SPC, Rn */
|
nkeynes@359 | 393 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 394 | check_priv();
|
nkeynes@359 | 395 | load_spreg( R_EAX, R_SPC );
|
nkeynes@359 | 396 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 397 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 398 | }
|
nkeynes@359 | 399 | break;
|
nkeynes@359 | 400 | default:
|
nkeynes@359 | 401 | UNDEF();
|
nkeynes@359 | 402 | break;
|
nkeynes@359 | 403 | }
|
nkeynes@359 | 404 | break;
|
nkeynes@359 | 405 | case 0x1:
|
nkeynes@359 | 406 | { /* STC Rm_BANK, Rn */
|
nkeynes@359 | 407 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
|
nkeynes@386 | 408 | check_priv();
|
nkeynes@374 | 409 | load_spreg( R_EAX, REG_OFFSET(r_bank[Rm_BANK]) );
|
nkeynes@374 | 410 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 411 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 412 | }
|
nkeynes@359 | 413 | break;
|
nkeynes@359 | 414 | }
|
nkeynes@359 | 415 | break;
|
nkeynes@359 | 416 | case 0x3:
|
nkeynes@359 | 417 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 418 | case 0x0:
|
nkeynes@359 | 419 | { /* BSRF Rn */
|
nkeynes@359 | 420 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@374 | 421 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 422 | SLOTILLEGAL();
|
nkeynes@374 | 423 | } else {
|
nkeynes@408 | 424 | load_imm32( R_ECX, pc + 4 );
|
nkeynes@408 | 425 | store_spreg( R_ECX, R_PR );
|
nkeynes@408 | 426 | ADD_sh4r_r32( REG_OFFSET(r[Rn]), R_ECX );
|
nkeynes@408 | 427 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@374 | 428 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@417 | 429 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@526 | 430 | sh4_translate_instruction( pc + 2 );
|
nkeynes@408 | 431 | exit_block_pcset(pc+2);
|
nkeynes@409 | 432 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 433 | return 4;
|
nkeynes@374 | 434 | }
|
nkeynes@359 | 435 | }
|
nkeynes@359 | 436 | break;
|
nkeynes@359 | 437 | case 0x2:
|
nkeynes@359 | 438 | { /* BRAF Rn */
|
nkeynes@359 | 439 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@374 | 440 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 441 | SLOTILLEGAL();
|
nkeynes@374 | 442 | } else {
|
nkeynes@408 | 443 | load_reg( R_EAX, Rn );
|
nkeynes@408 | 444 | ADD_imm32_r32( pc + 4, R_EAX );
|
nkeynes@408 | 445 | store_spreg( R_EAX, REG_OFFSET(pc) );
|
nkeynes@374 | 446 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@417 | 447 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@526 | 448 | sh4_translate_instruction( pc + 2 );
|
nkeynes@408 | 449 | exit_block_pcset(pc+2);
|
nkeynes@409 | 450 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 451 | return 4;
|
nkeynes@374 | 452 | }
|
nkeynes@359 | 453 | }
|
nkeynes@359 | 454 | break;
|
nkeynes@359 | 455 | case 0x8:
|
nkeynes@359 | 456 | { /* PREF @Rn */
|
nkeynes@359 | 457 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@374 | 458 | load_reg( R_EAX, Rn );
|
nkeynes@532 | 459 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 460 | AND_imm32_r32( 0xFC000000, R_EAX );
|
nkeynes@374 | 461 | CMP_imm32_r32( 0xE0000000, R_EAX );
|
nkeynes@532 | 462 | JNE_rel8(CALL_FUNC1_SIZE, end);
|
nkeynes@532 | 463 | call_func1( sh4_flush_store_queue, R_ECX );
|
nkeynes@380 | 464 | JMP_TARGET(end);
|
nkeynes@417 | 465 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 466 | }
|
nkeynes@359 | 467 | break;
|
nkeynes@359 | 468 | case 0x9:
|
nkeynes@359 | 469 | { /* OCBI @Rn */
|
nkeynes@359 | 470 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 471 | }
|
nkeynes@359 | 472 | break;
|
nkeynes@359 | 473 | case 0xA:
|
nkeynes@359 | 474 | { /* OCBP @Rn */
|
nkeynes@359 | 475 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 476 | }
|
nkeynes@359 | 477 | break;
|
nkeynes@359 | 478 | case 0xB:
|
nkeynes@359 | 479 | { /* OCBWB @Rn */
|
nkeynes@359 | 480 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 481 | }
|
nkeynes@359 | 482 | break;
|
nkeynes@359 | 483 | case 0xC:
|
nkeynes@359 | 484 | { /* MOVCA.L R0, @Rn */
|
nkeynes@359 | 485 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@361 | 486 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 487 | load_reg( R_ECX, Rn );
|
nkeynes@374 | 488 | check_walign32( R_ECX );
|
nkeynes@361 | 489 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 490 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 491 | }
|
nkeynes@359 | 492 | break;
|
nkeynes@359 | 493 | default:
|
nkeynes@359 | 494 | UNDEF();
|
nkeynes@359 | 495 | break;
|
nkeynes@359 | 496 | }
|
nkeynes@359 | 497 | break;
|
nkeynes@359 | 498 | case 0x4:
|
nkeynes@359 | 499 | { /* MOV.B Rm, @(R0, Rn) */
|
nkeynes@359 | 500 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 501 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 502 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 503 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 504 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 505 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 506 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 507 | }
|
nkeynes@359 | 508 | break;
|
nkeynes@359 | 509 | case 0x5:
|
nkeynes@359 | 510 | { /* MOV.W Rm, @(R0, Rn) */
|
nkeynes@359 | 511 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 512 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 513 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 514 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 515 | check_walign16( R_ECX );
|
nkeynes@361 | 516 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 517 | MEM_WRITE_WORD( R_ECX, R_EAX );
|
nkeynes@417 | 518 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 519 | }
|
nkeynes@359 | 520 | break;
|
nkeynes@359 | 521 | case 0x6:
|
nkeynes@359 | 522 | { /* MOV.L Rm, @(R0, Rn) */
|
nkeynes@359 | 523 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 524 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 525 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 526 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 527 | check_walign32( R_ECX );
|
nkeynes@361 | 528 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 529 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 530 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 531 | }
|
nkeynes@359 | 532 | break;
|
nkeynes@359 | 533 | case 0x7:
|
nkeynes@359 | 534 | { /* MUL.L Rm, Rn */
|
nkeynes@359 | 535 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 536 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 537 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 538 | MUL_r32( R_ECX );
|
nkeynes@361 | 539 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 540 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 541 | }
|
nkeynes@359 | 542 | break;
|
nkeynes@359 | 543 | case 0x8:
|
nkeynes@359 | 544 | switch( (ir&0xFF0) >> 4 ) {
|
nkeynes@359 | 545 | case 0x0:
|
nkeynes@359 | 546 | { /* CLRT */
|
nkeynes@374 | 547 | CLC();
|
nkeynes@374 | 548 | SETC_t();
|
nkeynes@417 | 549 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 550 | }
|
nkeynes@359 | 551 | break;
|
nkeynes@359 | 552 | case 0x1:
|
nkeynes@359 | 553 | { /* SETT */
|
nkeynes@374 | 554 | STC();
|
nkeynes@374 | 555 | SETC_t();
|
nkeynes@417 | 556 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 557 | }
|
nkeynes@359 | 558 | break;
|
nkeynes@359 | 559 | case 0x2:
|
nkeynes@359 | 560 | { /* CLRMAC */
|
nkeynes@374 | 561 | XOR_r32_r32(R_EAX, R_EAX);
|
nkeynes@374 | 562 | store_spreg( R_EAX, R_MACL );
|
nkeynes@374 | 563 | store_spreg( R_EAX, R_MACH );
|
nkeynes@417 | 564 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 565 | }
|
nkeynes@359 | 566 | break;
|
nkeynes@359 | 567 | case 0x3:
|
nkeynes@359 | 568 | { /* LDTLB */
|
nkeynes@553 | 569 | call_func0( MMU_ldtlb );
|
nkeynes@359 | 570 | }
|
nkeynes@359 | 571 | break;
|
nkeynes@359 | 572 | case 0x4:
|
nkeynes@359 | 573 | { /* CLRS */
|
nkeynes@374 | 574 | CLC();
|
nkeynes@374 | 575 | SETC_sh4r(R_S);
|
nkeynes@417 | 576 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 577 | }
|
nkeynes@359 | 578 | break;
|
nkeynes@359 | 579 | case 0x5:
|
nkeynes@359 | 580 | { /* SETS */
|
nkeynes@374 | 581 | STC();
|
nkeynes@374 | 582 | SETC_sh4r(R_S);
|
nkeynes@417 | 583 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 584 | }
|
nkeynes@359 | 585 | break;
|
nkeynes@359 | 586 | default:
|
nkeynes@359 | 587 | UNDEF();
|
nkeynes@359 | 588 | break;
|
nkeynes@359 | 589 | }
|
nkeynes@359 | 590 | break;
|
nkeynes@359 | 591 | case 0x9:
|
nkeynes@359 | 592 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 593 | case 0x0:
|
nkeynes@359 | 594 | { /* NOP */
|
nkeynes@359 | 595 | /* Do nothing. Well, we could emit an 0x90, but what would really be the point? */
|
nkeynes@359 | 596 | }
|
nkeynes@359 | 597 | break;
|
nkeynes@359 | 598 | case 0x1:
|
nkeynes@359 | 599 | { /* DIV0U */
|
nkeynes@361 | 600 | XOR_r32_r32( R_EAX, R_EAX );
|
nkeynes@361 | 601 | store_spreg( R_EAX, R_Q );
|
nkeynes@361 | 602 | store_spreg( R_EAX, R_M );
|
nkeynes@361 | 603 | store_spreg( R_EAX, R_T );
|
nkeynes@417 | 604 | sh4_x86.tstate = TSTATE_C; // works for DIV1
|
nkeynes@359 | 605 | }
|
nkeynes@359 | 606 | break;
|
nkeynes@359 | 607 | case 0x2:
|
nkeynes@359 | 608 | { /* MOVT Rn */
|
nkeynes@359 | 609 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 610 | load_spreg( R_EAX, R_T );
|
nkeynes@359 | 611 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 612 | }
|
nkeynes@359 | 613 | break;
|
nkeynes@359 | 614 | default:
|
nkeynes@359 | 615 | UNDEF();
|
nkeynes@359 | 616 | break;
|
nkeynes@359 | 617 | }
|
nkeynes@359 | 618 | break;
|
nkeynes@359 | 619 | case 0xA:
|
nkeynes@359 | 620 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 621 | case 0x0:
|
nkeynes@359 | 622 | { /* STS MACH, Rn */
|
nkeynes@359 | 623 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 624 | load_spreg( R_EAX, R_MACH );
|
nkeynes@359 | 625 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 626 | }
|
nkeynes@359 | 627 | break;
|
nkeynes@359 | 628 | case 0x1:
|
nkeynes@359 | 629 | { /* STS MACL, Rn */
|
nkeynes@359 | 630 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 631 | load_spreg( R_EAX, R_MACL );
|
nkeynes@359 | 632 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 633 | }
|
nkeynes@359 | 634 | break;
|
nkeynes@359 | 635 | case 0x2:
|
nkeynes@359 | 636 | { /* STS PR, Rn */
|
nkeynes@359 | 637 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 638 | load_spreg( R_EAX, R_PR );
|
nkeynes@359 | 639 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 640 | }
|
nkeynes@359 | 641 | break;
|
nkeynes@359 | 642 | case 0x3:
|
nkeynes@359 | 643 | { /* STC SGR, Rn */
|
nkeynes@359 | 644 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 645 | check_priv();
|
nkeynes@359 | 646 | load_spreg( R_EAX, R_SGR );
|
nkeynes@359 | 647 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 648 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 649 | }
|
nkeynes@359 | 650 | break;
|
nkeynes@359 | 651 | case 0x5:
|
nkeynes@359 | 652 | { /* STS FPUL, Rn */
|
nkeynes@359 | 653 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 654 | load_spreg( R_EAX, R_FPUL );
|
nkeynes@359 | 655 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 656 | }
|
nkeynes@359 | 657 | break;
|
nkeynes@359 | 658 | case 0x6:
|
nkeynes@359 | 659 | { /* STS FPSCR, Rn */
|
nkeynes@359 | 660 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 661 | load_spreg( R_EAX, R_FPSCR );
|
nkeynes@359 | 662 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 663 | }
|
nkeynes@359 | 664 | break;
|
nkeynes@359 | 665 | case 0xF:
|
nkeynes@359 | 666 | { /* STC DBR, Rn */
|
nkeynes@359 | 667 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@386 | 668 | check_priv();
|
nkeynes@359 | 669 | load_spreg( R_EAX, R_DBR );
|
nkeynes@359 | 670 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 671 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 672 | }
|
nkeynes@359 | 673 | break;
|
nkeynes@359 | 674 | default:
|
nkeynes@359 | 675 | UNDEF();
|
nkeynes@359 | 676 | break;
|
nkeynes@359 | 677 | }
|
nkeynes@359 | 678 | break;
|
nkeynes@359 | 679 | case 0xB:
|
nkeynes@359 | 680 | switch( (ir&0xFF0) >> 4 ) {
|
nkeynes@359 | 681 | case 0x0:
|
nkeynes@359 | 682 | { /* RTS */
|
nkeynes@374 | 683 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 684 | SLOTILLEGAL();
|
nkeynes@374 | 685 | } else {
|
nkeynes@408 | 686 | load_spreg( R_ECX, R_PR );
|
nkeynes@408 | 687 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@374 | 688 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@526 | 689 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 690 | exit_block_pcset(pc+2);
|
nkeynes@409 | 691 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 692 | return 4;
|
nkeynes@374 | 693 | }
|
nkeynes@359 | 694 | }
|
nkeynes@359 | 695 | break;
|
nkeynes@359 | 696 | case 0x1:
|
nkeynes@359 | 697 | { /* SLEEP */
|
nkeynes@388 | 698 | check_priv();
|
nkeynes@388 | 699 | call_func0( sh4_sleep );
|
nkeynes@417 | 700 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@388 | 701 | sh4_x86.in_delay_slot = FALSE;
|
nkeynes@408 | 702 | return 2;
|
nkeynes@359 | 703 | }
|
nkeynes@359 | 704 | break;
|
nkeynes@359 | 705 | case 0x2:
|
nkeynes@359 | 706 | { /* RTE */
|
nkeynes@374 | 707 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 708 | SLOTILLEGAL();
|
nkeynes@374 | 709 | } else {
|
nkeynes@408 | 710 | check_priv();
|
nkeynes@408 | 711 | load_spreg( R_ECX, R_SPC );
|
nkeynes@408 | 712 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@374 | 713 | load_spreg( R_EAX, R_SSR );
|
nkeynes@374 | 714 | call_func1( sh4_write_sr, R_EAX );
|
nkeynes@374 | 715 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@377 | 716 | sh4_x86.priv_checked = FALSE;
|
nkeynes@377 | 717 | sh4_x86.fpuen_checked = FALSE;
|
nkeynes@417 | 718 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@526 | 719 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 720 | exit_block_pcset(pc+2);
|
nkeynes@409 | 721 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 722 | return 4;
|
nkeynes@374 | 723 | }
|
nkeynes@359 | 724 | }
|
nkeynes@359 | 725 | break;
|
nkeynes@359 | 726 | default:
|
nkeynes@359 | 727 | UNDEF();
|
nkeynes@359 | 728 | break;
|
nkeynes@359 | 729 | }
|
nkeynes@359 | 730 | break;
|
nkeynes@359 | 731 | case 0xC:
|
nkeynes@359 | 732 | { /* MOV.B @(R0, Rm), Rn */
|
nkeynes@359 | 733 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 734 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 735 | load_reg( R_ECX, Rm );
|
nkeynes@359 | 736 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 737 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@359 | 738 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 739 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 740 | }
|
nkeynes@359 | 741 | break;
|
nkeynes@359 | 742 | case 0xD:
|
nkeynes@359 | 743 | { /* MOV.W @(R0, Rm), Rn */
|
nkeynes@359 | 744 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 745 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 746 | load_reg( R_ECX, Rm );
|
nkeynes@361 | 747 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 748 | check_ralign16( R_ECX );
|
nkeynes@361 | 749 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@361 | 750 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 751 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 752 | }
|
nkeynes@359 | 753 | break;
|
nkeynes@359 | 754 | case 0xE:
|
nkeynes@359 | 755 | { /* MOV.L @(R0, Rm), Rn */
|
nkeynes@359 | 756 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 757 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 758 | load_reg( R_ECX, Rm );
|
nkeynes@361 | 759 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 760 | check_ralign32( R_ECX );
|
nkeynes@361 | 761 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@361 | 762 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 763 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 764 | }
|
nkeynes@359 | 765 | break;
|
nkeynes@359 | 766 | case 0xF:
|
nkeynes@359 | 767 | { /* MAC.L @Rm+, @Rn+ */
|
nkeynes@359 | 768 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@386 | 769 | load_reg( R_ECX, Rm );
|
nkeynes@386 | 770 | check_ralign32( R_ECX );
|
nkeynes@386 | 771 | load_reg( R_ECX, Rn );
|
nkeynes@386 | 772 | check_ralign32( R_ECX );
|
nkeynes@386 | 773 | ADD_imm8s_sh4r( 4, REG_OFFSET(r[Rn]) );
|
nkeynes@386 | 774 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@547 | 775 | PUSH_realigned_r32( R_EAX );
|
nkeynes@386 | 776 | load_reg( R_ECX, Rm );
|
nkeynes@386 | 777 | ADD_imm8s_sh4r( 4, REG_OFFSET(r[Rm]) );
|
nkeynes@386 | 778 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@547 | 779 | POP_realigned_r32( R_ECX );
|
nkeynes@386 | 780 | IMUL_r32( R_ECX );
|
nkeynes@386 | 781 | ADD_r32_sh4r( R_EAX, R_MACL );
|
nkeynes@386 | 782 | ADC_r32_sh4r( R_EDX, R_MACH );
|
nkeynes@386 | 783 |
|
nkeynes@386 | 784 | load_spreg( R_ECX, R_S );
|
nkeynes@386 | 785 | TEST_r32_r32(R_ECX, R_ECX);
|
nkeynes@527 | 786 | JE_rel8( CALL_FUNC0_SIZE, nosat );
|
nkeynes@386 | 787 | call_func0( signsat48 );
|
nkeynes@386 | 788 | JMP_TARGET( nosat );
|
nkeynes@417 | 789 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 790 | }
|
nkeynes@359 | 791 | break;
|
nkeynes@359 | 792 | default:
|
nkeynes@359 | 793 | UNDEF();
|
nkeynes@359 | 794 | break;
|
nkeynes@359 | 795 | }
|
nkeynes@359 | 796 | break;
|
nkeynes@359 | 797 | case 0x1:
|
nkeynes@359 | 798 | { /* MOV.L Rm, @(disp, Rn) */
|
nkeynes@359 | 799 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
|
nkeynes@361 | 800 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 801 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 802 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 803 | check_walign32( R_ECX );
|
nkeynes@361 | 804 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 805 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 806 | }
|
nkeynes@359 | 807 | break;
|
nkeynes@359 | 808 | case 0x2:
|
nkeynes@359 | 809 | switch( ir&0xF ) {
|
nkeynes@359 | 810 | case 0x0:
|
nkeynes@359 | 811 | { /* MOV.B Rm, @Rn */
|
nkeynes@359 | 812 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 813 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 814 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 815 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 816 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 817 | }
|
nkeynes@359 | 818 | break;
|
nkeynes@359 | 819 | case 0x1:
|
nkeynes@359 | 820 | { /* MOV.W Rm, @Rn */
|
nkeynes@359 | 821 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 822 | load_reg( R_ECX, Rn );
|
nkeynes@374 | 823 | check_walign16( R_ECX );
|
nkeynes@386 | 824 | load_reg( R_EAX, Rm );
|
nkeynes@386 | 825 | MEM_WRITE_WORD( R_ECX, R_EAX );
|
nkeynes@417 | 826 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 827 | }
|
nkeynes@359 | 828 | break;
|
nkeynes@359 | 829 | case 0x2:
|
nkeynes@359 | 830 | { /* MOV.L Rm, @Rn */
|
nkeynes@359 | 831 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 832 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 833 | load_reg( R_ECX, Rn );
|
nkeynes@374 | 834 | check_walign32(R_ECX);
|
nkeynes@361 | 835 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 836 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 837 | }
|
nkeynes@359 | 838 | break;
|
nkeynes@359 | 839 | case 0x4:
|
nkeynes@359 | 840 | { /* MOV.B Rm, @-Rn */
|
nkeynes@359 | 841 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 842 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 843 | load_reg( R_ECX, Rn );
|
nkeynes@386 | 844 | ADD_imm8s_r32( -1, R_ECX );
|
nkeynes@359 | 845 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 846 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 847 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 848 | }
|
nkeynes@359 | 849 | break;
|
nkeynes@359 | 850 | case 0x5:
|
nkeynes@359 | 851 | { /* MOV.W Rm, @-Rn */
|
nkeynes@359 | 852 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 853 | load_reg( R_ECX, Rn );
|
nkeynes@374 | 854 | check_walign16( R_ECX );
|
nkeynes@361 | 855 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 856 | ADD_imm8s_r32( -2, R_ECX );
|
nkeynes@386 | 857 | store_reg( R_ECX, Rn );
|
nkeynes@361 | 858 | MEM_WRITE_WORD( R_ECX, R_EAX );
|
nkeynes@417 | 859 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 860 | }
|
nkeynes@359 | 861 | break;
|
nkeynes@359 | 862 | case 0x6:
|
nkeynes@359 | 863 | { /* MOV.L Rm, @-Rn */
|
nkeynes@359 | 864 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 865 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 866 | load_reg( R_ECX, Rn );
|
nkeynes@374 | 867 | check_walign32( R_ECX );
|
nkeynes@361 | 868 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@361 | 869 | store_reg( R_ECX, Rn );
|
nkeynes@361 | 870 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 871 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 872 | }
|
nkeynes@359 | 873 | break;
|
nkeynes@359 | 874 | case 0x7:
|
nkeynes@359 | 875 | { /* DIV0S Rm, Rn */
|
nkeynes@359 | 876 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 877 | load_reg( R_EAX, Rm );
|
nkeynes@386 | 878 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 879 | SHR_imm8_r32( 31, R_EAX );
|
nkeynes@361 | 880 | SHR_imm8_r32( 31, R_ECX );
|
nkeynes@361 | 881 | store_spreg( R_EAX, R_M );
|
nkeynes@361 | 882 | store_spreg( R_ECX, R_Q );
|
nkeynes@361 | 883 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@386 | 884 | SETNE_t();
|
nkeynes@417 | 885 | sh4_x86.tstate = TSTATE_NE;
|
nkeynes@359 | 886 | }
|
nkeynes@359 | 887 | break;
|
nkeynes@359 | 888 | case 0x8:
|
nkeynes@359 | 889 | { /* TST Rm, Rn */
|
nkeynes@359 | 890 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 891 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 892 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 893 | TEST_r32_r32( R_EAX, R_ECX );
|
nkeynes@361 | 894 | SETE_t();
|
nkeynes@417 | 895 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 896 | }
|
nkeynes@359 | 897 | break;
|
nkeynes@359 | 898 | case 0x9:
|
nkeynes@359 | 899 | { /* AND Rm, Rn */
|
nkeynes@359 | 900 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 901 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 902 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 903 | AND_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 904 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 905 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 906 | }
|
nkeynes@359 | 907 | break;
|
nkeynes@359 | 908 | case 0xA:
|
nkeynes@359 | 909 | { /* XOR Rm, Rn */
|
nkeynes@359 | 910 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 911 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 912 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 913 | XOR_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 914 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 915 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 916 | }
|
nkeynes@359 | 917 | break;
|
nkeynes@359 | 918 | case 0xB:
|
nkeynes@359 | 919 | { /* OR Rm, Rn */
|
nkeynes@359 | 920 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 921 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 922 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 923 | OR_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 924 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 925 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 926 | }
|
nkeynes@359 | 927 | break;
|
nkeynes@359 | 928 | case 0xC:
|
nkeynes@359 | 929 | { /* CMP/STR Rm, Rn */
|
nkeynes@359 | 930 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@368 | 931 | load_reg( R_EAX, Rm );
|
nkeynes@368 | 932 | load_reg( R_ECX, Rn );
|
nkeynes@368 | 933 | XOR_r32_r32( R_ECX, R_EAX );
|
nkeynes@368 | 934 | TEST_r8_r8( R_AL, R_AL );
|
nkeynes@380 | 935 | JE_rel8(13, target1);
|
nkeynes@368 | 936 | TEST_r8_r8( R_AH, R_AH ); // 2
|
nkeynes@380 | 937 | JE_rel8(9, target2);
|
nkeynes@368 | 938 | SHR_imm8_r32( 16, R_EAX ); // 3
|
nkeynes@368 | 939 | TEST_r8_r8( R_AL, R_AL ); // 2
|
nkeynes@380 | 940 | JE_rel8(2, target3);
|
nkeynes@368 | 941 | TEST_r8_r8( R_AH, R_AH ); // 2
|
nkeynes@380 | 942 | JMP_TARGET(target1);
|
nkeynes@380 | 943 | JMP_TARGET(target2);
|
nkeynes@380 | 944 | JMP_TARGET(target3);
|
nkeynes@368 | 945 | SETE_t();
|
nkeynes@417 | 946 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 947 | }
|
nkeynes@359 | 948 | break;
|
nkeynes@359 | 949 | case 0xD:
|
nkeynes@359 | 950 | { /* XTRCT Rm, Rn */
|
nkeynes@359 | 951 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 952 | load_reg( R_EAX, Rm );
|
nkeynes@394 | 953 | load_reg( R_ECX, Rn );
|
nkeynes@394 | 954 | SHL_imm8_r32( 16, R_EAX );
|
nkeynes@394 | 955 | SHR_imm8_r32( 16, R_ECX );
|
nkeynes@361 | 956 | OR_r32_r32( R_EAX, R_ECX );
|
nkeynes@361 | 957 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 958 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 959 | }
|
nkeynes@359 | 960 | break;
|
nkeynes@359 | 961 | case 0xE:
|
nkeynes@359 | 962 | { /* MULU.W Rm, Rn */
|
nkeynes@359 | 963 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@374 | 964 | load_reg16u( R_EAX, Rm );
|
nkeynes@374 | 965 | load_reg16u( R_ECX, Rn );
|
nkeynes@374 | 966 | MUL_r32( R_ECX );
|
nkeynes@374 | 967 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 968 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 969 | }
|
nkeynes@359 | 970 | break;
|
nkeynes@359 | 971 | case 0xF:
|
nkeynes@359 | 972 | { /* MULS.W Rm, Rn */
|
nkeynes@359 | 973 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@374 | 974 | load_reg16s( R_EAX, Rm );
|
nkeynes@374 | 975 | load_reg16s( R_ECX, Rn );
|
nkeynes@374 | 976 | MUL_r32( R_ECX );
|
nkeynes@374 | 977 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 978 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 979 | }
|
nkeynes@359 | 980 | break;
|
nkeynes@359 | 981 | default:
|
nkeynes@359 | 982 | UNDEF();
|
nkeynes@359 | 983 | break;
|
nkeynes@359 | 984 | }
|
nkeynes@359 | 985 | break;
|
nkeynes@359 | 986 | case 0x3:
|
nkeynes@359 | 987 | switch( ir&0xF ) {
|
nkeynes@359 | 988 | case 0x0:
|
nkeynes@359 | 989 | { /* CMP/EQ Rm, Rn */
|
nkeynes@359 | 990 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 991 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 992 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 993 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 994 | SETE_t();
|
nkeynes@417 | 995 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 996 | }
|
nkeynes@359 | 997 | break;
|
nkeynes@359 | 998 | case 0x2:
|
nkeynes@359 | 999 | { /* CMP/HS Rm, Rn */
|
nkeynes@359 | 1000 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1001 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1002 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1003 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1004 | SETAE_t();
|
nkeynes@417 | 1005 | sh4_x86.tstate = TSTATE_AE;
|
nkeynes@359 | 1006 | }
|
nkeynes@359 | 1007 | break;
|
nkeynes@359 | 1008 | case 0x3:
|
nkeynes@359 | 1009 | { /* CMP/GE Rm, Rn */
|
nkeynes@359 | 1010 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1011 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1012 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1013 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1014 | SETGE_t();
|
nkeynes@417 | 1015 | sh4_x86.tstate = TSTATE_GE;
|
nkeynes@359 | 1016 | }
|
nkeynes@359 | 1017 | break;
|
nkeynes@359 | 1018 | case 0x4:
|
nkeynes@359 | 1019 | { /* DIV1 Rm, Rn */
|
nkeynes@359 | 1020 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@386 | 1021 | load_spreg( R_ECX, R_M );
|
nkeynes@386 | 1022 | load_reg( R_EAX, Rn );
|
nkeynes@417 | 1023 | if( sh4_x86.tstate != TSTATE_C ) {
|
nkeynes@417 | 1024 | LDC_t();
|
nkeynes@417 | 1025 | }
|
nkeynes@386 | 1026 | RCL1_r32( R_EAX );
|
nkeynes@386 | 1027 | SETC_r8( R_DL ); // Q'
|
nkeynes@386 | 1028 | CMP_sh4r_r32( R_Q, R_ECX );
|
nkeynes@386 | 1029 | JE_rel8(5, mqequal);
|
nkeynes@386 | 1030 | ADD_sh4r_r32( REG_OFFSET(r[Rm]), R_EAX );
|
nkeynes@386 | 1031 | JMP_rel8(3, end);
|
nkeynes@380 | 1032 | JMP_TARGET(mqequal);
|
nkeynes@386 | 1033 | SUB_sh4r_r32( REG_OFFSET(r[Rm]), R_EAX );
|
nkeynes@386 | 1034 | JMP_TARGET(end);
|
nkeynes@386 | 1035 | store_reg( R_EAX, Rn ); // Done with Rn now
|
nkeynes@386 | 1036 | SETC_r8(R_AL); // tmp1
|
nkeynes@386 | 1037 | XOR_r8_r8( R_DL, R_AL ); // Q' = Q ^ tmp1
|
nkeynes@386 | 1038 | XOR_r8_r8( R_AL, R_CL ); // Q'' = Q' ^ M
|
nkeynes@386 | 1039 | store_spreg( R_ECX, R_Q );
|
nkeynes@386 | 1040 | XOR_imm8s_r32( 1, R_AL ); // T = !Q'
|
nkeynes@386 | 1041 | MOVZX_r8_r32( R_AL, R_EAX );
|
nkeynes@386 | 1042 | store_spreg( R_EAX, R_T );
|
nkeynes@417 | 1043 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1044 | }
|
nkeynes@359 | 1045 | break;
|
nkeynes@359 | 1046 | case 0x5:
|
nkeynes@359 | 1047 | { /* DMULU.L Rm, Rn */
|
nkeynes@359 | 1048 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 1049 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 1050 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 1051 | MUL_r32(R_ECX);
|
nkeynes@361 | 1052 | store_spreg( R_EDX, R_MACH );
|
nkeynes@417 | 1053 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 1054 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1055 | }
|
nkeynes@359 | 1056 | break;
|
nkeynes@359 | 1057 | case 0x6:
|
nkeynes@359 | 1058 | { /* CMP/HI Rm, Rn */
|
nkeynes@359 | 1059 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1060 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1061 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1062 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1063 | SETA_t();
|
nkeynes@417 | 1064 | sh4_x86.tstate = TSTATE_A;
|
nkeynes@359 | 1065 | }
|
nkeynes@359 | 1066 | break;
|
nkeynes@359 | 1067 | case 0x7:
|
nkeynes@359 | 1068 | { /* CMP/GT Rm, Rn */
|
nkeynes@359 | 1069 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1070 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1071 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1072 | CMP_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1073 | SETG_t();
|
nkeynes@417 | 1074 | sh4_x86.tstate = TSTATE_G;
|
nkeynes@359 | 1075 | }
|
nkeynes@359 | 1076 | break;
|
nkeynes@359 | 1077 | case 0x8:
|
nkeynes@359 | 1078 | { /* SUB Rm, Rn */
|
nkeynes@359 | 1079 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1080 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1081 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1082 | SUB_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1083 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 1084 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1085 | }
|
nkeynes@359 | 1086 | break;
|
nkeynes@359 | 1087 | case 0xA:
|
nkeynes@359 | 1088 | { /* SUBC Rm, Rn */
|
nkeynes@359 | 1089 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1090 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1091 | load_reg( R_ECX, Rn );
|
nkeynes@417 | 1092 | if( sh4_x86.tstate != TSTATE_C ) {
|
nkeynes@417 | 1093 | LDC_t();
|
nkeynes@417 | 1094 | }
|
nkeynes@359 | 1095 | SBB_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1096 | store_reg( R_ECX, Rn );
|
nkeynes@394 | 1097 | SETC_t();
|
nkeynes@417 | 1098 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1099 | }
|
nkeynes@359 | 1100 | break;
|
nkeynes@359 | 1101 | case 0xB:
|
nkeynes@359 | 1102 | { /* SUBV Rm, Rn */
|
nkeynes@359 | 1103 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1104 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1105 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1106 | SUB_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1107 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1108 | SETO_t();
|
nkeynes@417 | 1109 | sh4_x86.tstate = TSTATE_O;
|
nkeynes@359 | 1110 | }
|
nkeynes@359 | 1111 | break;
|
nkeynes@359 | 1112 | case 0xC:
|
nkeynes@359 | 1113 | { /* ADD Rm, Rn */
|
nkeynes@359 | 1114 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1115 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1116 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1117 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1118 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 1119 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1120 | }
|
nkeynes@359 | 1121 | break;
|
nkeynes@359 | 1122 | case 0xD:
|
nkeynes@359 | 1123 | { /* DMULS.L Rm, Rn */
|
nkeynes@359 | 1124 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 1125 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 1126 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 1127 | IMUL_r32(R_ECX);
|
nkeynes@361 | 1128 | store_spreg( R_EDX, R_MACH );
|
nkeynes@361 | 1129 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 1130 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1131 | }
|
nkeynes@359 | 1132 | break;
|
nkeynes@359 | 1133 | case 0xE:
|
nkeynes@359 | 1134 | { /* ADDC Rm, Rn */
|
nkeynes@359 | 1135 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@417 | 1136 | if( sh4_x86.tstate != TSTATE_C ) {
|
nkeynes@417 | 1137 | LDC_t();
|
nkeynes@417 | 1138 | }
|
nkeynes@359 | 1139 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1140 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1141 | ADC_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1142 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1143 | SETC_t();
|
nkeynes@417 | 1144 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1145 | }
|
nkeynes@359 | 1146 | break;
|
nkeynes@359 | 1147 | case 0xF:
|
nkeynes@359 | 1148 | { /* ADDV Rm, Rn */
|
nkeynes@359 | 1149 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1150 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1151 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 1152 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1153 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1154 | SETO_t();
|
nkeynes@417 | 1155 | sh4_x86.tstate = TSTATE_O;
|
nkeynes@359 | 1156 | }
|
nkeynes@359 | 1157 | break;
|
nkeynes@359 | 1158 | default:
|
nkeynes@359 | 1159 | UNDEF();
|
nkeynes@359 | 1160 | break;
|
nkeynes@359 | 1161 | }
|
nkeynes@359 | 1162 | break;
|
nkeynes@359 | 1163 | case 0x4:
|
nkeynes@359 | 1164 | switch( ir&0xF ) {
|
nkeynes@359 | 1165 | case 0x0:
|
nkeynes@359 | 1166 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1167 | case 0x0:
|
nkeynes@359 | 1168 | { /* SHLL Rn */
|
nkeynes@359 | 1169 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1170 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1171 | SHL1_r32( R_EAX );
|
nkeynes@397 | 1172 | SETC_t();
|
nkeynes@359 | 1173 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1174 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1175 | }
|
nkeynes@359 | 1176 | break;
|
nkeynes@359 | 1177 | case 0x1:
|
nkeynes@359 | 1178 | { /* DT Rn */
|
nkeynes@359 | 1179 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1180 | load_reg( R_EAX, Rn );
|
nkeynes@386 | 1181 | ADD_imm8s_r32( -1, R_EAX );
|
nkeynes@359 | 1182 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 1183 | SETE_t();
|
nkeynes@417 | 1184 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 1185 | }
|
nkeynes@359 | 1186 | break;
|
nkeynes@359 | 1187 | case 0x2:
|
nkeynes@359 | 1188 | { /* SHAL Rn */
|
nkeynes@359 | 1189 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1190 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1191 | SHL1_r32( R_EAX );
|
nkeynes@397 | 1192 | SETC_t();
|
nkeynes@359 | 1193 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1194 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1195 | }
|
nkeynes@359 | 1196 | break;
|
nkeynes@359 | 1197 | default:
|
nkeynes@359 | 1198 | UNDEF();
|
nkeynes@359 | 1199 | break;
|
nkeynes@359 | 1200 | }
|
nkeynes@359 | 1201 | break;
|
nkeynes@359 | 1202 | case 0x1:
|
nkeynes@359 | 1203 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1204 | case 0x0:
|
nkeynes@359 | 1205 | { /* SHLR Rn */
|
nkeynes@359 | 1206 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1207 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1208 | SHR1_r32( R_EAX );
|
nkeynes@397 | 1209 | SETC_t();
|
nkeynes@359 | 1210 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1211 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1212 | }
|
nkeynes@359 | 1213 | break;
|
nkeynes@359 | 1214 | case 0x1:
|
nkeynes@359 | 1215 | { /* CMP/PZ Rn */
|
nkeynes@359 | 1216 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1217 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1218 | CMP_imm8s_r32( 0, R_EAX );
|
nkeynes@359 | 1219 | SETGE_t();
|
nkeynes@417 | 1220 | sh4_x86.tstate = TSTATE_GE;
|
nkeynes@359 | 1221 | }
|
nkeynes@359 | 1222 | break;
|
nkeynes@359 | 1223 | case 0x2:
|
nkeynes@359 | 1224 | { /* SHAR Rn */
|
nkeynes@359 | 1225 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1226 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1227 | SAR1_r32( R_EAX );
|
nkeynes@397 | 1228 | SETC_t();
|
nkeynes@359 | 1229 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1230 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1231 | }
|
nkeynes@359 | 1232 | break;
|
nkeynes@359 | 1233 | default:
|
nkeynes@359 | 1234 | UNDEF();
|
nkeynes@359 | 1235 | break;
|
nkeynes@359 | 1236 | }
|
nkeynes@359 | 1237 | break;
|
nkeynes@359 | 1238 | case 0x2:
|
nkeynes@359 | 1239 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1240 | case 0x0:
|
nkeynes@359 | 1241 | { /* STS.L MACH, @-Rn */
|
nkeynes@359 | 1242 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1243 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1244 | check_walign32( R_ECX );
|
nkeynes@386 | 1245 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1246 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1247 | load_spreg( R_EAX, R_MACH );
|
nkeynes@359 | 1248 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1249 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1250 | }
|
nkeynes@359 | 1251 | break;
|
nkeynes@359 | 1252 | case 0x1:
|
nkeynes@359 | 1253 | { /* STS.L MACL, @-Rn */
|
nkeynes@359 | 1254 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1255 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1256 | check_walign32( R_ECX );
|
nkeynes@386 | 1257 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1258 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1259 | load_spreg( R_EAX, R_MACL );
|
nkeynes@359 | 1260 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1261 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1262 | }
|
nkeynes@359 | 1263 | break;
|
nkeynes@359 | 1264 | case 0x2:
|
nkeynes@359 | 1265 | { /* STS.L PR, @-Rn */
|
nkeynes@359 | 1266 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1267 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1268 | check_walign32( R_ECX );
|
nkeynes@386 | 1269 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1270 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1271 | load_spreg( R_EAX, R_PR );
|
nkeynes@359 | 1272 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1273 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1274 | }
|
nkeynes@359 | 1275 | break;
|
nkeynes@359 | 1276 | case 0x3:
|
nkeynes@359 | 1277 | { /* STC.L SGR, @-Rn */
|
nkeynes@359 | 1278 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1279 | check_priv();
|
nkeynes@359 | 1280 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1281 | check_walign32( R_ECX );
|
nkeynes@386 | 1282 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1283 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1284 | load_spreg( R_EAX, R_SGR );
|
nkeynes@359 | 1285 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1286 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1287 | }
|
nkeynes@359 | 1288 | break;
|
nkeynes@359 | 1289 | case 0x5:
|
nkeynes@359 | 1290 | { /* STS.L FPUL, @-Rn */
|
nkeynes@359 | 1291 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1292 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1293 | check_walign32( R_ECX );
|
nkeynes@386 | 1294 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1295 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1296 | load_spreg( R_EAX, R_FPUL );
|
nkeynes@359 | 1297 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1298 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1299 | }
|
nkeynes@359 | 1300 | break;
|
nkeynes@359 | 1301 | case 0x6:
|
nkeynes@359 | 1302 | { /* STS.L FPSCR, @-Rn */
|
nkeynes@359 | 1303 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1304 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1305 | check_walign32( R_ECX );
|
nkeynes@386 | 1306 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1307 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1308 | load_spreg( R_EAX, R_FPSCR );
|
nkeynes@359 | 1309 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1310 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1311 | }
|
nkeynes@359 | 1312 | break;
|
nkeynes@359 | 1313 | case 0xF:
|
nkeynes@359 | 1314 | { /* STC.L DBR, @-Rn */
|
nkeynes@359 | 1315 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1316 | check_priv();
|
nkeynes@359 | 1317 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1318 | check_walign32( R_ECX );
|
nkeynes@386 | 1319 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1320 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1321 | load_spreg( R_EAX, R_DBR );
|
nkeynes@359 | 1322 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1323 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1324 | }
|
nkeynes@359 | 1325 | break;
|
nkeynes@359 | 1326 | default:
|
nkeynes@359 | 1327 | UNDEF();
|
nkeynes@359 | 1328 | break;
|
nkeynes@359 | 1329 | }
|
nkeynes@359 | 1330 | break;
|
nkeynes@359 | 1331 | case 0x3:
|
nkeynes@359 | 1332 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@359 | 1333 | case 0x0:
|
nkeynes@359 | 1334 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@359 | 1335 | case 0x0:
|
nkeynes@359 | 1336 | { /* STC.L SR, @-Rn */
|
nkeynes@359 | 1337 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1338 | check_priv();
|
nkeynes@395 | 1339 | call_func0( sh4_read_sr );
|
nkeynes@374 | 1340 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1341 | check_walign32( R_ECX );
|
nkeynes@386 | 1342 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@374 | 1343 | store_reg( R_ECX, Rn );
|
nkeynes@374 | 1344 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1345 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1346 | }
|
nkeynes@359 | 1347 | break;
|
nkeynes@359 | 1348 | case 0x1:
|
nkeynes@359 | 1349 | { /* STC.L GBR, @-Rn */
|
nkeynes@359 | 1350 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1351 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1352 | check_walign32( R_ECX );
|
nkeynes@386 | 1353 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1354 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1355 | load_spreg( R_EAX, R_GBR );
|
nkeynes@359 | 1356 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1357 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1358 | }
|
nkeynes@359 | 1359 | break;
|
nkeynes@359 | 1360 | case 0x2:
|
nkeynes@359 | 1361 | { /* STC.L VBR, @-Rn */
|
nkeynes@359 | 1362 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1363 | check_priv();
|
nkeynes@359 | 1364 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1365 | check_walign32( R_ECX );
|
nkeynes@386 | 1366 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1367 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1368 | load_spreg( R_EAX, R_VBR );
|
nkeynes@359 | 1369 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1370 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1371 | }
|
nkeynes@359 | 1372 | break;
|
nkeynes@359 | 1373 | case 0x3:
|
nkeynes@359 | 1374 | { /* STC.L SSR, @-Rn */
|
nkeynes@359 | 1375 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1376 | check_priv();
|
nkeynes@359 | 1377 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1378 | check_walign32( R_ECX );
|
nkeynes@386 | 1379 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1380 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1381 | load_spreg( R_EAX, R_SSR );
|
nkeynes@359 | 1382 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1383 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1384 | }
|
nkeynes@359 | 1385 | break;
|
nkeynes@359 | 1386 | case 0x4:
|
nkeynes@359 | 1387 | { /* STC.L SPC, @-Rn */
|
nkeynes@359 | 1388 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@559 | 1389 | check_priv();
|
nkeynes@359 | 1390 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1391 | check_walign32( R_ECX );
|
nkeynes@386 | 1392 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@359 | 1393 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 1394 | load_spreg( R_EAX, R_SPC );
|
nkeynes@359 | 1395 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1396 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1397 | }
|
nkeynes@359 | 1398 | break;
|
nkeynes@359 | 1399 | default:
|
nkeynes@359 | 1400 | UNDEF();
|
nkeynes@359 | 1401 | break;
|
nkeynes@359 | 1402 | }
|
nkeynes@359 | 1403 | break;
|
nkeynes@359 | 1404 | case 0x1:
|
nkeynes@359 | 1405 | { /* STC.L Rm_BANK, @-Rn */
|
nkeynes@359 | 1406 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
|
nkeynes@559 | 1407 | check_priv();
|
nkeynes@374 | 1408 | load_reg( R_ECX, Rn );
|
nkeynes@395 | 1409 | check_walign32( R_ECX );
|
nkeynes@386 | 1410 | ADD_imm8s_r32( -4, R_ECX );
|
nkeynes@374 | 1411 | store_reg( R_ECX, Rn );
|
nkeynes@374 | 1412 | load_spreg( R_EAX, REG_OFFSET(r_bank[Rm_BANK]) );
|
nkeynes@374 | 1413 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 1414 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1415 | }
|
nkeynes@359 | 1416 | break;
|
nkeynes@359 | 1417 | }
|
nkeynes@359 | 1418 | break;
|
nkeynes@359 | 1419 | case 0x4:
|
nkeynes@359 | 1420 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1421 | case 0x0:
|
nkeynes@359 | 1422 | { /* ROTL Rn */
|
nkeynes@359 | 1423 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1424 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1425 | ROL1_r32( R_EAX );
|
nkeynes@359 | 1426 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 1427 | SETC_t();
|
nkeynes@417 | 1428 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1429 | }
|
nkeynes@359 | 1430 | break;
|
nkeynes@359 | 1431 | case 0x2:
|
nkeynes@359 | 1432 | { /* ROTCL Rn */
|
nkeynes@359 | 1433 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1434 | load_reg( R_EAX, Rn );
|
nkeynes@417 | 1435 | if( sh4_x86.tstate != TSTATE_C ) {
|
nkeynes@417 | 1436 | LDC_t();
|
nkeynes@417 | 1437 | }
|
nkeynes@359 | 1438 | RCL1_r32( R_EAX );
|
nkeynes@359 | 1439 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 1440 | SETC_t();
|
nkeynes@417 | 1441 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1442 | }
|
nkeynes@359 | 1443 | break;
|
nkeynes@359 | 1444 | default:
|
nkeynes@359 | 1445 | UNDEF();
|
nkeynes@359 | 1446 | break;
|
nkeynes@359 | 1447 | }
|
nkeynes@359 | 1448 | break;
|
nkeynes@359 | 1449 | case 0x5:
|
nkeynes@359 | 1450 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1451 | case 0x0:
|
nkeynes@359 | 1452 | { /* ROTR Rn */
|
nkeynes@359 | 1453 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1454 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1455 | ROR1_r32( R_EAX );
|
nkeynes@359 | 1456 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 1457 | SETC_t();
|
nkeynes@417 | 1458 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1459 | }
|
nkeynes@359 | 1460 | break;
|
nkeynes@359 | 1461 | case 0x1:
|
nkeynes@359 | 1462 | { /* CMP/PL Rn */
|
nkeynes@359 | 1463 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1464 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1465 | CMP_imm8s_r32( 0, R_EAX );
|
nkeynes@359 | 1466 | SETG_t();
|
nkeynes@417 | 1467 | sh4_x86.tstate = TSTATE_G;
|
nkeynes@359 | 1468 | }
|
nkeynes@359 | 1469 | break;
|
nkeynes@359 | 1470 | case 0x2:
|
nkeynes@359 | 1471 | { /* ROTCR Rn */
|
nkeynes@359 | 1472 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1473 | load_reg( R_EAX, Rn );
|
nkeynes@417 | 1474 | if( sh4_x86.tstate != TSTATE_C ) {
|
nkeynes@417 | 1475 | LDC_t();
|
nkeynes@417 | 1476 | }
|
nkeynes@359 | 1477 | RCR1_r32( R_EAX );
|
nkeynes@359 | 1478 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 1479 | SETC_t();
|
nkeynes@417 | 1480 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 1481 | }
|
nkeynes@359 | 1482 | break;
|
nkeynes@359 | 1483 | default:
|
nkeynes@359 | 1484 | UNDEF();
|
nkeynes@359 | 1485 | break;
|
nkeynes@359 | 1486 | }
|
nkeynes@359 | 1487 | break;
|
nkeynes@359 | 1488 | case 0x6:
|
nkeynes@359 | 1489 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1490 | case 0x0:
|
nkeynes@359 | 1491 | { /* LDS.L @Rm+, MACH */
|
nkeynes@359 | 1492 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1493 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1494 | check_ralign32( R_EAX );
|
nkeynes@359 | 1495 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1496 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1497 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1498 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1499 | store_spreg( R_EAX, R_MACH );
|
nkeynes@417 | 1500 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1501 | }
|
nkeynes@359 | 1502 | break;
|
nkeynes@359 | 1503 | case 0x1:
|
nkeynes@359 | 1504 | { /* LDS.L @Rm+, MACL */
|
nkeynes@359 | 1505 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1506 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1507 | check_ralign32( R_EAX );
|
nkeynes@359 | 1508 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1509 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1510 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1511 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1512 | store_spreg( R_EAX, R_MACL );
|
nkeynes@417 | 1513 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1514 | }
|
nkeynes@359 | 1515 | break;
|
nkeynes@359 | 1516 | case 0x2:
|
nkeynes@359 | 1517 | { /* LDS.L @Rm+, PR */
|
nkeynes@359 | 1518 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1519 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1520 | check_ralign32( R_EAX );
|
nkeynes@359 | 1521 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1522 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1523 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1524 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1525 | store_spreg( R_EAX, R_PR );
|
nkeynes@417 | 1526 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1527 | }
|
nkeynes@359 | 1528 | break;
|
nkeynes@359 | 1529 | case 0x3:
|
nkeynes@359 | 1530 | { /* LDC.L @Rm+, SGR */
|
nkeynes@359 | 1531 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@559 | 1532 | check_priv();
|
nkeynes@359 | 1533 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1534 | check_ralign32( R_EAX );
|
nkeynes@359 | 1535 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1536 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1537 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1538 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1539 | store_spreg( R_EAX, R_SGR );
|
nkeynes@417 | 1540 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1541 | }
|
nkeynes@359 | 1542 | break;
|
nkeynes@359 | 1543 | case 0x5:
|
nkeynes@359 | 1544 | { /* LDS.L @Rm+, FPUL */
|
nkeynes@359 | 1545 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1546 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1547 | check_ralign32( R_EAX );
|
nkeynes@359 | 1548 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1549 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1550 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1551 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1552 | store_spreg( R_EAX, R_FPUL );
|
nkeynes@417 | 1553 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1554 | }
|
nkeynes@359 | 1555 | break;
|
nkeynes@359 | 1556 | case 0x6:
|
nkeynes@359 | 1557 | { /* LDS.L @Rm+, FPSCR */
|
nkeynes@359 | 1558 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1559 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1560 | check_ralign32( R_EAX );
|
nkeynes@359 | 1561 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1562 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1563 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1564 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1565 | store_spreg( R_EAX, R_FPSCR );
|
nkeynes@386 | 1566 | update_fr_bank( R_EAX );
|
nkeynes@417 | 1567 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1568 | }
|
nkeynes@359 | 1569 | break;
|
nkeynes@359 | 1570 | case 0xF:
|
nkeynes@359 | 1571 | { /* LDC.L @Rm+, DBR */
|
nkeynes@359 | 1572 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@559 | 1573 | check_priv();
|
nkeynes@359 | 1574 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1575 | check_ralign32( R_EAX );
|
nkeynes@359 | 1576 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1577 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1578 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1579 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1580 | store_spreg( R_EAX, R_DBR );
|
nkeynes@417 | 1581 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1582 | }
|
nkeynes@359 | 1583 | break;
|
nkeynes@359 | 1584 | default:
|
nkeynes@359 | 1585 | UNDEF();
|
nkeynes@359 | 1586 | break;
|
nkeynes@359 | 1587 | }
|
nkeynes@359 | 1588 | break;
|
nkeynes@359 | 1589 | case 0x7:
|
nkeynes@359 | 1590 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@359 | 1591 | case 0x0:
|
nkeynes@359 | 1592 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@359 | 1593 | case 0x0:
|
nkeynes@359 | 1594 | { /* LDC.L @Rm+, SR */
|
nkeynes@359 | 1595 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1596 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@386 | 1597 | SLOTILLEGAL();
|
nkeynes@386 | 1598 | } else {
|
nkeynes@559 | 1599 | check_priv();
|
nkeynes@386 | 1600 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1601 | check_ralign32( R_EAX );
|
nkeynes@386 | 1602 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@386 | 1603 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@386 | 1604 | store_reg( R_EAX, Rm );
|
nkeynes@386 | 1605 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@386 | 1606 | call_func1( sh4_write_sr, R_EAX );
|
nkeynes@386 | 1607 | sh4_x86.priv_checked = FALSE;
|
nkeynes@386 | 1608 | sh4_x86.fpuen_checked = FALSE;
|
nkeynes@417 | 1609 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@386 | 1610 | }
|
nkeynes@359 | 1611 | }
|
nkeynes@359 | 1612 | break;
|
nkeynes@359 | 1613 | case 0x1:
|
nkeynes@359 | 1614 | { /* LDC.L @Rm+, GBR */
|
nkeynes@359 | 1615 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1616 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1617 | check_ralign32( R_EAX );
|
nkeynes@359 | 1618 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1619 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1620 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1621 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1622 | store_spreg( R_EAX, R_GBR );
|
nkeynes@417 | 1623 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1624 | }
|
nkeynes@359 | 1625 | break;
|
nkeynes@359 | 1626 | case 0x2:
|
nkeynes@359 | 1627 | { /* LDC.L @Rm+, VBR */
|
nkeynes@359 | 1628 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@559 | 1629 | check_priv();
|
nkeynes@359 | 1630 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1631 | check_ralign32( R_EAX );
|
nkeynes@359 | 1632 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1633 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1634 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1635 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1636 | store_spreg( R_EAX, R_VBR );
|
nkeynes@417 | 1637 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1638 | }
|
nkeynes@359 | 1639 | break;
|
nkeynes@359 | 1640 | case 0x3:
|
nkeynes@359 | 1641 | { /* LDC.L @Rm+, SSR */
|
nkeynes@359 | 1642 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@559 | 1643 | check_priv();
|
nkeynes@359 | 1644 | load_reg( R_EAX, Rm );
|
nkeynes@416 | 1645 | check_ralign32( R_EAX );
|
nkeynes@359 | 1646 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1647 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1648 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1649 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1650 | store_spreg( R_EAX, R_SSR );
|
nkeynes@417 | 1651 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1652 | }
|
nkeynes@359 | 1653 | break;
|
nkeynes@359 | 1654 | case 0x4:
|
nkeynes@359 | 1655 | { /* LDC.L @Rm+, SPC */
|
nkeynes@359 | 1656 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@559 | 1657 | check_priv();
|
nkeynes@359 | 1658 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1659 | check_ralign32( R_EAX );
|
nkeynes@359 | 1660 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 1661 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@359 | 1662 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 1663 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@359 | 1664 | store_spreg( R_EAX, R_SPC );
|
nkeynes@417 | 1665 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1666 | }
|
nkeynes@359 | 1667 | break;
|
nkeynes@359 | 1668 | default:
|
nkeynes@359 | 1669 | UNDEF();
|
nkeynes@359 | 1670 | break;
|
nkeynes@359 | 1671 | }
|
nkeynes@359 | 1672 | break;
|
nkeynes@359 | 1673 | case 0x1:
|
nkeynes@359 | 1674 | { /* LDC.L @Rm+, Rn_BANK */
|
nkeynes@359 | 1675 | uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
|
nkeynes@559 | 1676 | check_priv();
|
nkeynes@374 | 1677 | load_reg( R_EAX, Rm );
|
nkeynes@395 | 1678 | check_ralign32( R_EAX );
|
nkeynes@374 | 1679 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@374 | 1680 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@374 | 1681 | store_reg( R_EAX, Rm );
|
nkeynes@374 | 1682 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@374 | 1683 | store_spreg( R_EAX, REG_OFFSET(r_bank[Rn_BANK]) );
|
nkeynes@417 | 1684 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1685 | }
|
nkeynes@359 | 1686 | break;
|
nkeynes@359 | 1687 | }
|
nkeynes@359 | 1688 | break;
|
nkeynes@359 | 1689 | case 0x8:
|
nkeynes@359 | 1690 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1691 | case 0x0:
|
nkeynes@359 | 1692 | { /* SHLL2 Rn */
|
nkeynes@359 | 1693 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1694 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1695 | SHL_imm8_r32( 2, R_EAX );
|
nkeynes@359 | 1696 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1697 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1698 | }
|
nkeynes@359 | 1699 | break;
|
nkeynes@359 | 1700 | case 0x1:
|
nkeynes@359 | 1701 | { /* SHLL8 Rn */
|
nkeynes@359 | 1702 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1703 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1704 | SHL_imm8_r32( 8, R_EAX );
|
nkeynes@359 | 1705 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1706 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1707 | }
|
nkeynes@359 | 1708 | break;
|
nkeynes@359 | 1709 | case 0x2:
|
nkeynes@359 | 1710 | { /* SHLL16 Rn */
|
nkeynes@359 | 1711 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1712 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1713 | SHL_imm8_r32( 16, R_EAX );
|
nkeynes@359 | 1714 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1715 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1716 | }
|
nkeynes@359 | 1717 | break;
|
nkeynes@359 | 1718 | default:
|
nkeynes@359 | 1719 | UNDEF();
|
nkeynes@359 | 1720 | break;
|
nkeynes@359 | 1721 | }
|
nkeynes@359 | 1722 | break;
|
nkeynes@359 | 1723 | case 0x9:
|
nkeynes@359 | 1724 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1725 | case 0x0:
|
nkeynes@359 | 1726 | { /* SHLR2 Rn */
|
nkeynes@359 | 1727 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1728 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1729 | SHR_imm8_r32( 2, R_EAX );
|
nkeynes@359 | 1730 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1731 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1732 | }
|
nkeynes@359 | 1733 | break;
|
nkeynes@359 | 1734 | case 0x1:
|
nkeynes@359 | 1735 | { /* SHLR8 Rn */
|
nkeynes@359 | 1736 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1737 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1738 | SHR_imm8_r32( 8, R_EAX );
|
nkeynes@359 | 1739 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1740 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1741 | }
|
nkeynes@359 | 1742 | break;
|
nkeynes@359 | 1743 | case 0x2:
|
nkeynes@359 | 1744 | { /* SHLR16 Rn */
|
nkeynes@359 | 1745 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@359 | 1746 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 1747 | SHR_imm8_r32( 16, R_EAX );
|
nkeynes@359 | 1748 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1749 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1750 | }
|
nkeynes@359 | 1751 | break;
|
nkeynes@359 | 1752 | default:
|
nkeynes@359 | 1753 | UNDEF();
|
nkeynes@359 | 1754 | break;
|
nkeynes@359 | 1755 | }
|
nkeynes@359 | 1756 | break;
|
nkeynes@359 | 1757 | case 0xA:
|
nkeynes@359 | 1758 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1759 | case 0x0:
|
nkeynes@359 | 1760 | { /* LDS Rm, MACH */
|
nkeynes@359 | 1761 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1762 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1763 | store_spreg( R_EAX, R_MACH );
|
nkeynes@359 | 1764 | }
|
nkeynes@359 | 1765 | break;
|
nkeynes@359 | 1766 | case 0x1:
|
nkeynes@359 | 1767 | { /* LDS Rm, MACL */
|
nkeynes@359 | 1768 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1769 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1770 | store_spreg( R_EAX, R_MACL );
|
nkeynes@359 | 1771 | }
|
nkeynes@359 | 1772 | break;
|
nkeynes@359 | 1773 | case 0x2:
|
nkeynes@359 | 1774 | { /* LDS Rm, PR */
|
nkeynes@359 | 1775 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1776 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1777 | store_spreg( R_EAX, R_PR );
|
nkeynes@359 | 1778 | }
|
nkeynes@359 | 1779 | break;
|
nkeynes@359 | 1780 | case 0x3:
|
nkeynes@359 | 1781 | { /* LDC Rm, SGR */
|
nkeynes@359 | 1782 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1783 | check_priv();
|
nkeynes@359 | 1784 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1785 | store_spreg( R_EAX, R_SGR );
|
nkeynes@417 | 1786 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1787 | }
|
nkeynes@359 | 1788 | break;
|
nkeynes@359 | 1789 | case 0x5:
|
nkeynes@359 | 1790 | { /* LDS Rm, FPUL */
|
nkeynes@359 | 1791 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1792 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1793 | store_spreg( R_EAX, R_FPUL );
|
nkeynes@359 | 1794 | }
|
nkeynes@359 | 1795 | break;
|
nkeynes@359 | 1796 | case 0x6:
|
nkeynes@359 | 1797 | { /* LDS Rm, FPSCR */
|
nkeynes@359 | 1798 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1799 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1800 | store_spreg( R_EAX, R_FPSCR );
|
nkeynes@386 | 1801 | update_fr_bank( R_EAX );
|
nkeynes@417 | 1802 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1803 | }
|
nkeynes@359 | 1804 | break;
|
nkeynes@359 | 1805 | case 0xF:
|
nkeynes@359 | 1806 | { /* LDC Rm, DBR */
|
nkeynes@359 | 1807 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1808 | check_priv();
|
nkeynes@359 | 1809 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1810 | store_spreg( R_EAX, R_DBR );
|
nkeynes@417 | 1811 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1812 | }
|
nkeynes@359 | 1813 | break;
|
nkeynes@359 | 1814 | default:
|
nkeynes@359 | 1815 | UNDEF();
|
nkeynes@359 | 1816 | break;
|
nkeynes@359 | 1817 | }
|
nkeynes@359 | 1818 | break;
|
nkeynes@359 | 1819 | case 0xB:
|
nkeynes@359 | 1820 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 1821 | case 0x0:
|
nkeynes@359 | 1822 | { /* JSR @Rn */
|
nkeynes@359 | 1823 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@374 | 1824 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 1825 | SLOTILLEGAL();
|
nkeynes@374 | 1826 | } else {
|
nkeynes@374 | 1827 | load_imm32( R_EAX, pc + 4 );
|
nkeynes@374 | 1828 | store_spreg( R_EAX, R_PR );
|
nkeynes@408 | 1829 | load_reg( R_ECX, Rn );
|
nkeynes@408 | 1830 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@374 | 1831 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@526 | 1832 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 1833 | exit_block_pcset(pc+2);
|
nkeynes@409 | 1834 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 1835 | return 4;
|
nkeynes@374 | 1836 | }
|
nkeynes@359 | 1837 | }
|
nkeynes@359 | 1838 | break;
|
nkeynes@359 | 1839 | case 0x1:
|
nkeynes@359 | 1840 | { /* TAS.B @Rn */
|
nkeynes@359 | 1841 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@361 | 1842 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 1843 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@361 | 1844 | TEST_r8_r8( R_AL, R_AL );
|
nkeynes@361 | 1845 | SETE_t();
|
nkeynes@361 | 1846 | OR_imm8_r8( 0x80, R_AL );
|
nkeynes@386 | 1847 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 1848 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 1849 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1850 | }
|
nkeynes@359 | 1851 | break;
|
nkeynes@359 | 1852 | case 0x2:
|
nkeynes@359 | 1853 | { /* JMP @Rn */
|
nkeynes@359 | 1854 | uint32_t Rn = ((ir>>8)&0xF);
|
nkeynes@374 | 1855 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 1856 | SLOTILLEGAL();
|
nkeynes@374 | 1857 | } else {
|
nkeynes@408 | 1858 | load_reg( R_ECX, Rn );
|
nkeynes@408 | 1859 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@374 | 1860 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@526 | 1861 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 1862 | exit_block_pcset(pc+2);
|
nkeynes@409 | 1863 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 1864 | return 4;
|
nkeynes@374 | 1865 | }
|
nkeynes@359 | 1866 | }
|
nkeynes@359 | 1867 | break;
|
nkeynes@359 | 1868 | default:
|
nkeynes@359 | 1869 | UNDEF();
|
nkeynes@359 | 1870 | break;
|
nkeynes@359 | 1871 | }
|
nkeynes@359 | 1872 | break;
|
nkeynes@359 | 1873 | case 0xC:
|
nkeynes@359 | 1874 | { /* SHAD Rm, Rn */
|
nkeynes@359 | 1875 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 1876 | /* Annoyingly enough, not directly convertible */
|
nkeynes@361 | 1877 | load_reg( R_EAX, Rn );
|
nkeynes@361 | 1878 | load_reg( R_ECX, Rm );
|
nkeynes@361 | 1879 | CMP_imm32_r32( 0, R_ECX );
|
nkeynes@386 | 1880 | JGE_rel8(16, doshl);
|
nkeynes@361 | 1881 |
|
nkeynes@361 | 1882 | NEG_r32( R_ECX ); // 2
|
nkeynes@361 | 1883 | AND_imm8_r8( 0x1F, R_CL ); // 3
|
nkeynes@386 | 1884 | JE_rel8( 4, emptysar); // 2
|
nkeynes@361 | 1885 | SAR_r32_CL( R_EAX ); // 2
|
nkeynes@386 | 1886 | JMP_rel8(10, end); // 2
|
nkeynes@386 | 1887 |
|
nkeynes@386 | 1888 | JMP_TARGET(emptysar);
|
nkeynes@386 | 1889 | SAR_imm8_r32(31, R_EAX ); // 3
|
nkeynes@386 | 1890 | JMP_rel8(5, end2);
|
nkeynes@386 | 1891 |
|
nkeynes@380 | 1892 | JMP_TARGET(doshl);
|
nkeynes@361 | 1893 | AND_imm8_r8( 0x1F, R_CL ); // 3
|
nkeynes@361 | 1894 | SHL_r32_CL( R_EAX ); // 2
|
nkeynes@380 | 1895 | JMP_TARGET(end);
|
nkeynes@386 | 1896 | JMP_TARGET(end2);
|
nkeynes@361 | 1897 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1898 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1899 | }
|
nkeynes@359 | 1900 | break;
|
nkeynes@359 | 1901 | case 0xD:
|
nkeynes@359 | 1902 | { /* SHLD Rm, Rn */
|
nkeynes@359 | 1903 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@368 | 1904 | load_reg( R_EAX, Rn );
|
nkeynes@368 | 1905 | load_reg( R_ECX, Rm );
|
nkeynes@386 | 1906 | CMP_imm32_r32( 0, R_ECX );
|
nkeynes@386 | 1907 | JGE_rel8(15, doshl);
|
nkeynes@368 | 1908 |
|
nkeynes@386 | 1909 | NEG_r32( R_ECX ); // 2
|
nkeynes@386 | 1910 | AND_imm8_r8( 0x1F, R_CL ); // 3
|
nkeynes@386 | 1911 | JE_rel8( 4, emptyshr );
|
nkeynes@386 | 1912 | SHR_r32_CL( R_EAX ); // 2
|
nkeynes@386 | 1913 | JMP_rel8(9, end); // 2
|
nkeynes@386 | 1914 |
|
nkeynes@386 | 1915 | JMP_TARGET(emptyshr);
|
nkeynes@386 | 1916 | XOR_r32_r32( R_EAX, R_EAX );
|
nkeynes@386 | 1917 | JMP_rel8(5, end2);
|
nkeynes@386 | 1918 |
|
nkeynes@386 | 1919 | JMP_TARGET(doshl);
|
nkeynes@386 | 1920 | AND_imm8_r8( 0x1F, R_CL ); // 3
|
nkeynes@386 | 1921 | SHL_r32_CL( R_EAX ); // 2
|
nkeynes@386 | 1922 | JMP_TARGET(end);
|
nkeynes@386 | 1923 | JMP_TARGET(end2);
|
nkeynes@368 | 1924 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 1925 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1926 | }
|
nkeynes@359 | 1927 | break;
|
nkeynes@359 | 1928 | case 0xE:
|
nkeynes@359 | 1929 | switch( (ir&0x80) >> 7 ) {
|
nkeynes@359 | 1930 | case 0x0:
|
nkeynes@359 | 1931 | switch( (ir&0x70) >> 4 ) {
|
nkeynes@359 | 1932 | case 0x0:
|
nkeynes@359 | 1933 | { /* LDC Rm, SR */
|
nkeynes@359 | 1934 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1935 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@386 | 1936 | SLOTILLEGAL();
|
nkeynes@386 | 1937 | } else {
|
nkeynes@386 | 1938 | check_priv();
|
nkeynes@386 | 1939 | load_reg( R_EAX, Rm );
|
nkeynes@386 | 1940 | call_func1( sh4_write_sr, R_EAX );
|
nkeynes@386 | 1941 | sh4_x86.priv_checked = FALSE;
|
nkeynes@386 | 1942 | sh4_x86.fpuen_checked = FALSE;
|
nkeynes@417 | 1943 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@386 | 1944 | }
|
nkeynes@359 | 1945 | }
|
nkeynes@359 | 1946 | break;
|
nkeynes@359 | 1947 | case 0x1:
|
nkeynes@359 | 1948 | { /* LDC Rm, GBR */
|
nkeynes@359 | 1949 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@359 | 1950 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1951 | store_spreg( R_EAX, R_GBR );
|
nkeynes@359 | 1952 | }
|
nkeynes@359 | 1953 | break;
|
nkeynes@359 | 1954 | case 0x2:
|
nkeynes@359 | 1955 | { /* LDC Rm, VBR */
|
nkeynes@359 | 1956 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1957 | check_priv();
|
nkeynes@359 | 1958 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1959 | store_spreg( R_EAX, R_VBR );
|
nkeynes@417 | 1960 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1961 | }
|
nkeynes@359 | 1962 | break;
|
nkeynes@359 | 1963 | case 0x3:
|
nkeynes@359 | 1964 | { /* LDC Rm, SSR */
|
nkeynes@359 | 1965 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1966 | check_priv();
|
nkeynes@359 | 1967 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1968 | store_spreg( R_EAX, R_SSR );
|
nkeynes@417 | 1969 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1970 | }
|
nkeynes@359 | 1971 | break;
|
nkeynes@359 | 1972 | case 0x4:
|
nkeynes@359 | 1973 | { /* LDC Rm, SPC */
|
nkeynes@359 | 1974 | uint32_t Rm = ((ir>>8)&0xF);
|
nkeynes@386 | 1975 | check_priv();
|
nkeynes@359 | 1976 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 1977 | store_spreg( R_EAX, R_SPC );
|
nkeynes@417 | 1978 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1979 | }
|
nkeynes@359 | 1980 | break;
|
nkeynes@359 | 1981 | default:
|
nkeynes@359 | 1982 | UNDEF();
|
nkeynes@359 | 1983 | break;
|
nkeynes@359 | 1984 | }
|
nkeynes@359 | 1985 | break;
|
nkeynes@359 | 1986 | case 0x1:
|
nkeynes@359 | 1987 | { /* LDC Rm, Rn_BANK */
|
nkeynes@359 | 1988 | uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
|
nkeynes@386 | 1989 | check_priv();
|
nkeynes@374 | 1990 | load_reg( R_EAX, Rm );
|
nkeynes@374 | 1991 | store_spreg( R_EAX, REG_OFFSET(r_bank[Rn_BANK]) );
|
nkeynes@417 | 1992 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 1993 | }
|
nkeynes@359 | 1994 | break;
|
nkeynes@359 | 1995 | }
|
nkeynes@359 | 1996 | break;
|
nkeynes@359 | 1997 | case 0xF:
|
nkeynes@359 | 1998 | { /* MAC.W @Rm+, @Rn+ */
|
nkeynes@359 | 1999 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@386 | 2000 | load_reg( R_ECX, Rm );
|
nkeynes@386 | 2001 | check_ralign16( R_ECX );
|
nkeynes@386 | 2002 | load_reg( R_ECX, Rn );
|
nkeynes@386 | 2003 | check_ralign16( R_ECX );
|
nkeynes@386 | 2004 | ADD_imm8s_sh4r( 2, REG_OFFSET(r[Rn]) );
|
nkeynes@386 | 2005 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@547 | 2006 | PUSH_realigned_r32( R_EAX );
|
nkeynes@386 | 2007 | load_reg( R_ECX, Rm );
|
nkeynes@386 | 2008 | ADD_imm8s_sh4r( 2, REG_OFFSET(r[Rm]) );
|
nkeynes@386 | 2009 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@547 | 2010 | POP_realigned_r32( R_ECX );
|
nkeynes@386 | 2011 | IMUL_r32( R_ECX );
|
nkeynes@386 | 2012 |
|
nkeynes@386 | 2013 | load_spreg( R_ECX, R_S );
|
nkeynes@386 | 2014 | TEST_r32_r32( R_ECX, R_ECX );
|
nkeynes@386 | 2015 | JE_rel8( 47, nosat );
|
nkeynes@386 | 2016 |
|
nkeynes@386 | 2017 | ADD_r32_sh4r( R_EAX, R_MACL ); // 6
|
nkeynes@386 | 2018 | JNO_rel8( 51, end ); // 2
|
nkeynes@386 | 2019 | load_imm32( R_EDX, 1 ); // 5
|
nkeynes@386 | 2020 | store_spreg( R_EDX, R_MACH ); // 6
|
nkeynes@386 | 2021 | JS_rel8( 13, positive ); // 2
|
nkeynes@386 | 2022 | load_imm32( R_EAX, 0x80000000 );// 5
|
nkeynes@386 | 2023 | store_spreg( R_EAX, R_MACL ); // 6
|
nkeynes@386 | 2024 | JMP_rel8( 25, end2 ); // 2
|
nkeynes@386 | 2025 |
|
nkeynes@386 | 2026 | JMP_TARGET(positive);
|
nkeynes@386 | 2027 | load_imm32( R_EAX, 0x7FFFFFFF );// 5
|
nkeynes@386 | 2028 | store_spreg( R_EAX, R_MACL ); // 6
|
nkeynes@386 | 2029 | JMP_rel8( 12, end3); // 2
|
nkeynes@386 | 2030 |
|
nkeynes@386 | 2031 | JMP_TARGET(nosat);
|
nkeynes@386 | 2032 | ADD_r32_sh4r( R_EAX, R_MACL ); // 6
|
nkeynes@386 | 2033 | ADC_r32_sh4r( R_EDX, R_MACH ); // 6
|
nkeynes@386 | 2034 | JMP_TARGET(end);
|
nkeynes@386 | 2035 | JMP_TARGET(end2);
|
nkeynes@386 | 2036 | JMP_TARGET(end3);
|
nkeynes@417 | 2037 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2038 | }
|
nkeynes@359 | 2039 | break;
|
nkeynes@359 | 2040 | }
|
nkeynes@359 | 2041 | break;
|
nkeynes@359 | 2042 | case 0x5:
|
nkeynes@359 | 2043 | { /* MOV.L @(disp, Rm), Rn */
|
nkeynes@359 | 2044 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
|
nkeynes@361 | 2045 | load_reg( R_ECX, Rm );
|
nkeynes@361 | 2046 | ADD_imm8s_r32( disp, R_ECX );
|
nkeynes@374 | 2047 | check_ralign32( R_ECX );
|
nkeynes@361 | 2048 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@361 | 2049 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2050 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2051 | }
|
nkeynes@359 | 2052 | break;
|
nkeynes@359 | 2053 | case 0x6:
|
nkeynes@359 | 2054 | switch( ir&0xF ) {
|
nkeynes@359 | 2055 | case 0x0:
|
nkeynes@359 | 2056 | { /* MOV.B @Rm, Rn */
|
nkeynes@359 | 2057 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2058 | load_reg( R_ECX, Rm );
|
nkeynes@359 | 2059 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@386 | 2060 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2061 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2062 | }
|
nkeynes@359 | 2063 | break;
|
nkeynes@359 | 2064 | case 0x1:
|
nkeynes@359 | 2065 | { /* MOV.W @Rm, Rn */
|
nkeynes@359 | 2066 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2067 | load_reg( R_ECX, Rm );
|
nkeynes@374 | 2068 | check_ralign16( R_ECX );
|
nkeynes@361 | 2069 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@361 | 2070 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2071 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2072 | }
|
nkeynes@359 | 2073 | break;
|
nkeynes@359 | 2074 | case 0x2:
|
nkeynes@359 | 2075 | { /* MOV.L @Rm, Rn */
|
nkeynes@359 | 2076 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2077 | load_reg( R_ECX, Rm );
|
nkeynes@374 | 2078 | check_ralign32( R_ECX );
|
nkeynes@361 | 2079 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@361 | 2080 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2081 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2082 | }
|
nkeynes@359 | 2083 | break;
|
nkeynes@359 | 2084 | case 0x3:
|
nkeynes@359 | 2085 | { /* MOV Rm, Rn */
|
nkeynes@359 | 2086 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2087 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2088 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2089 | }
|
nkeynes@359 | 2090 | break;
|
nkeynes@359 | 2091 | case 0x4:
|
nkeynes@359 | 2092 | { /* MOV.B @Rm+, Rn */
|
nkeynes@359 | 2093 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2094 | load_reg( R_ECX, Rm );
|
nkeynes@359 | 2095 | MOV_r32_r32( R_ECX, R_EAX );
|
nkeynes@359 | 2096 | ADD_imm8s_r32( 1, R_EAX );
|
nkeynes@359 | 2097 | store_reg( R_EAX, Rm );
|
nkeynes@359 | 2098 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@359 | 2099 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2100 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2101 | }
|
nkeynes@359 | 2102 | break;
|
nkeynes@359 | 2103 | case 0x5:
|
nkeynes@359 | 2104 | { /* MOV.W @Rm+, Rn */
|
nkeynes@359 | 2105 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2106 | load_reg( R_EAX, Rm );
|
nkeynes@374 | 2107 | check_ralign16( R_EAX );
|
nkeynes@361 | 2108 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@361 | 2109 | ADD_imm8s_r32( 2, R_EAX );
|
nkeynes@361 | 2110 | store_reg( R_EAX, Rm );
|
nkeynes@361 | 2111 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@361 | 2112 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2113 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2114 | }
|
nkeynes@359 | 2115 | break;
|
nkeynes@359 | 2116 | case 0x6:
|
nkeynes@359 | 2117 | { /* MOV.L @Rm+, Rn */
|
nkeynes@359 | 2118 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2119 | load_reg( R_EAX, Rm );
|
nkeynes@386 | 2120 | check_ralign32( R_EAX );
|
nkeynes@361 | 2121 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@361 | 2122 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@361 | 2123 | store_reg( R_EAX, Rm );
|
nkeynes@361 | 2124 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@361 | 2125 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2126 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2127 | }
|
nkeynes@359 | 2128 | break;
|
nkeynes@359 | 2129 | case 0x7:
|
nkeynes@359 | 2130 | { /* NOT Rm, Rn */
|
nkeynes@359 | 2131 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2132 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2133 | NOT_r32( R_EAX );
|
nkeynes@359 | 2134 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2135 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2136 | }
|
nkeynes@359 | 2137 | break;
|
nkeynes@359 | 2138 | case 0x8:
|
nkeynes@359 | 2139 | { /* SWAP.B Rm, Rn */
|
nkeynes@359 | 2140 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2141 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2142 | XCHG_r8_r8( R_AL, R_AH );
|
nkeynes@359 | 2143 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2144 | }
|
nkeynes@359 | 2145 | break;
|
nkeynes@359 | 2146 | case 0x9:
|
nkeynes@359 | 2147 | { /* SWAP.W Rm, Rn */
|
nkeynes@359 | 2148 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2149 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2150 | MOV_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 2151 | SHL_imm8_r32( 16, R_ECX );
|
nkeynes@359 | 2152 | SHR_imm8_r32( 16, R_EAX );
|
nkeynes@359 | 2153 | OR_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 2154 | store_reg( R_ECX, Rn );
|
nkeynes@417 | 2155 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2156 | }
|
nkeynes@359 | 2157 | break;
|
nkeynes@359 | 2158 | case 0xA:
|
nkeynes@359 | 2159 | { /* NEGC Rm, Rn */
|
nkeynes@359 | 2160 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2161 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2162 | XOR_r32_r32( R_ECX, R_ECX );
|
nkeynes@359 | 2163 | LDC_t();
|
nkeynes@359 | 2164 | SBB_r32_r32( R_EAX, R_ECX );
|
nkeynes@359 | 2165 | store_reg( R_ECX, Rn );
|
nkeynes@359 | 2166 | SETC_t();
|
nkeynes@417 | 2167 | sh4_x86.tstate = TSTATE_C;
|
nkeynes@359 | 2168 | }
|
nkeynes@359 | 2169 | break;
|
nkeynes@359 | 2170 | case 0xB:
|
nkeynes@359 | 2171 | { /* NEG Rm, Rn */
|
nkeynes@359 | 2172 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2173 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2174 | NEG_r32( R_EAX );
|
nkeynes@359 | 2175 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2176 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2177 | }
|
nkeynes@359 | 2178 | break;
|
nkeynes@359 | 2179 | case 0xC:
|
nkeynes@359 | 2180 | { /* EXTU.B Rm, Rn */
|
nkeynes@359 | 2181 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2182 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 2183 | MOVZX_r8_r32( R_EAX, R_EAX );
|
nkeynes@361 | 2184 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2185 | }
|
nkeynes@359 | 2186 | break;
|
nkeynes@359 | 2187 | case 0xD:
|
nkeynes@359 | 2188 | { /* EXTU.W Rm, Rn */
|
nkeynes@359 | 2189 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2190 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 2191 | MOVZX_r16_r32( R_EAX, R_EAX );
|
nkeynes@361 | 2192 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2193 | }
|
nkeynes@359 | 2194 | break;
|
nkeynes@359 | 2195 | case 0xE:
|
nkeynes@359 | 2196 | { /* EXTS.B Rm, Rn */
|
nkeynes@359 | 2197 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@359 | 2198 | load_reg( R_EAX, Rm );
|
nkeynes@359 | 2199 | MOVSX_r8_r32( R_EAX, R_EAX );
|
nkeynes@359 | 2200 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2201 | }
|
nkeynes@359 | 2202 | break;
|
nkeynes@359 | 2203 | case 0xF:
|
nkeynes@359 | 2204 | { /* EXTS.W Rm, Rn */
|
nkeynes@359 | 2205 | uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@361 | 2206 | load_reg( R_EAX, Rm );
|
nkeynes@361 | 2207 | MOVSX_r16_r32( R_EAX, R_EAX );
|
nkeynes@361 | 2208 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2209 | }
|
nkeynes@359 | 2210 | break;
|
nkeynes@359 | 2211 | }
|
nkeynes@359 | 2212 | break;
|
nkeynes@359 | 2213 | case 0x7:
|
nkeynes@359 | 2214 | { /* ADD #imm, Rn */
|
nkeynes@359 | 2215 | uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@359 | 2216 | load_reg( R_EAX, Rn );
|
nkeynes@359 | 2217 | ADD_imm8s_r32( imm, R_EAX );
|
nkeynes@359 | 2218 | store_reg( R_EAX, Rn );
|
nkeynes@417 | 2219 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2220 | }
|
nkeynes@359 | 2221 | break;
|
nkeynes@359 | 2222 | case 0x8:
|
nkeynes@359 | 2223 | switch( (ir&0xF00) >> 8 ) {
|
nkeynes@359 | 2224 | case 0x0:
|
nkeynes@359 | 2225 | { /* MOV.B R0, @(disp, Rn) */
|
nkeynes@359 | 2226 | uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
|
nkeynes@359 | 2227 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2228 | load_reg( R_ECX, Rn );
|
nkeynes@359 | 2229 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@359 | 2230 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 2231 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2232 | }
|
nkeynes@359 | 2233 | break;
|
nkeynes@359 | 2234 | case 0x1:
|
nkeynes@359 | 2235 | { /* MOV.W R0, @(disp, Rn) */
|
nkeynes@359 | 2236 | uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
|
nkeynes@361 | 2237 | load_reg( R_ECX, Rn );
|
nkeynes@361 | 2238 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 2239 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2240 | check_walign16( R_ECX );
|
nkeynes@361 | 2241 | MEM_WRITE_WORD( R_ECX, R_EAX );
|
nkeynes@417 | 2242 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2243 | }
|
nkeynes@359 | 2244 | break;
|
nkeynes@359 | 2245 | case 0x4:
|
nkeynes@359 | 2246 | { /* MOV.B @(disp, Rm), R0 */
|
nkeynes@359 | 2247 | uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
|
nkeynes@359 | 2248 | load_reg( R_ECX, Rm );
|
nkeynes@359 | 2249 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@359 | 2250 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@359 | 2251 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2252 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2253 | }
|
nkeynes@359 | 2254 | break;
|
nkeynes@359 | 2255 | case 0x5:
|
nkeynes@359 | 2256 | { /* MOV.W @(disp, Rm), R0 */
|
nkeynes@359 | 2257 | uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
|
nkeynes@361 | 2258 | load_reg( R_ECX, Rm );
|
nkeynes@361 | 2259 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2260 | check_ralign16( R_ECX );
|
nkeynes@361 | 2261 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@361 | 2262 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2263 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2264 | }
|
nkeynes@359 | 2265 | break;
|
nkeynes@359 | 2266 | case 0x8:
|
nkeynes@359 | 2267 | { /* CMP/EQ #imm, R0 */
|
nkeynes@359 | 2268 | int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@359 | 2269 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2270 | CMP_imm8s_r32(imm, R_EAX);
|
nkeynes@359 | 2271 | SETE_t();
|
nkeynes@417 | 2272 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 2273 | }
|
nkeynes@359 | 2274 | break;
|
nkeynes@359 | 2275 | case 0x9:
|
nkeynes@359 | 2276 | { /* BT disp */
|
nkeynes@359 | 2277 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@374 | 2278 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2279 | SLOTILLEGAL();
|
nkeynes@374 | 2280 | } else {
|
nkeynes@527 | 2281 | JF_rel8( EXIT_BLOCK_SIZE, nottaken );
|
nkeynes@408 | 2282 | exit_block( disp + pc + 4, pc+2 );
|
nkeynes@380 | 2283 | JMP_TARGET(nottaken);
|
nkeynes@408 | 2284 | return 2;
|
nkeynes@374 | 2285 | }
|
nkeynes@359 | 2286 | }
|
nkeynes@359 | 2287 | break;
|
nkeynes@359 | 2288 | case 0xB:
|
nkeynes@359 | 2289 | { /* BF disp */
|
nkeynes@359 | 2290 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@374 | 2291 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2292 | SLOTILLEGAL();
|
nkeynes@374 | 2293 | } else {
|
nkeynes@527 | 2294 | JT_rel8( EXIT_BLOCK_SIZE, nottaken );
|
nkeynes@408 | 2295 | exit_block( disp + pc + 4, pc+2 );
|
nkeynes@380 | 2296 | JMP_TARGET(nottaken);
|
nkeynes@408 | 2297 | return 2;
|
nkeynes@374 | 2298 | }
|
nkeynes@359 | 2299 | }
|
nkeynes@359 | 2300 | break;
|
nkeynes@359 | 2301 | case 0xD:
|
nkeynes@359 | 2302 | { /* BT/S disp */
|
nkeynes@359 | 2303 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@374 | 2304 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2305 | SLOTILLEGAL();
|
nkeynes@374 | 2306 | } else {
|
nkeynes@408 | 2307 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@417 | 2308 | if( sh4_x86.tstate == TSTATE_NONE ) {
|
nkeynes@417 | 2309 | CMP_imm8s_sh4r( 1, R_T );
|
nkeynes@417 | 2310 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@417 | 2311 | }
|
nkeynes@417 | 2312 | OP(0x0F); OP(0x80+(sh4_x86.tstate^1)); uint32_t *patch = (uint32_t *)xlat_output; OP32(0); // JE rel32
|
nkeynes@526 | 2313 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 2314 | exit_block( disp + pc + 4, pc+4 );
|
nkeynes@408 | 2315 | // not taken
|
nkeynes@408 | 2316 | *patch = (xlat_output - ((uint8_t *)patch)) - 4;
|
nkeynes@526 | 2317 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 2318 | return 4;
|
nkeynes@374 | 2319 | }
|
nkeynes@359 | 2320 | }
|
nkeynes@359 | 2321 | break;
|
nkeynes@359 | 2322 | case 0xF:
|
nkeynes@359 | 2323 | { /* BF/S disp */
|
nkeynes@359 | 2324 | int32_t disp = SIGNEXT8(ir&0xFF)<<1;
|
nkeynes@374 | 2325 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2326 | SLOTILLEGAL();
|
nkeynes@374 | 2327 | } else {
|
nkeynes@408 | 2328 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@417 | 2329 | if( sh4_x86.tstate == TSTATE_NONE ) {
|
nkeynes@417 | 2330 | CMP_imm8s_sh4r( 1, R_T );
|
nkeynes@417 | 2331 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@417 | 2332 | }
|
nkeynes@417 | 2333 | OP(0x0F); OP(0x80+sh4_x86.tstate); uint32_t *patch = (uint32_t *)xlat_output; OP32(0); // JNE rel32
|
nkeynes@526 | 2334 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 2335 | exit_block( disp + pc + 4, pc+4 );
|
nkeynes@408 | 2336 | // not taken
|
nkeynes@408 | 2337 | *patch = (xlat_output - ((uint8_t *)patch)) - 4;
|
nkeynes@526 | 2338 | sh4_translate_instruction(pc+2);
|
nkeynes@408 | 2339 | return 4;
|
nkeynes@374 | 2340 | }
|
nkeynes@359 | 2341 | }
|
nkeynes@359 | 2342 | break;
|
nkeynes@359 | 2343 | default:
|
nkeynes@359 | 2344 | UNDEF();
|
nkeynes@359 | 2345 | break;
|
nkeynes@359 | 2346 | }
|
nkeynes@359 | 2347 | break;
|
nkeynes@359 | 2348 | case 0x9:
|
nkeynes@359 | 2349 | { /* MOV.W @(disp, PC), Rn */
|
nkeynes@359 | 2350 | uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@374 | 2351 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2352 | SLOTILLEGAL();
|
nkeynes@374 | 2353 | } else {
|
nkeynes@569 | 2354 | // See comments for MOV.L @(disp, PC), Rn
|
nkeynes@569 | 2355 | uint32_t target = pc + disp + 4;
|
nkeynes@569 | 2356 | if( IS_IN_ICACHE(target) ) {
|
nkeynes@569 | 2357 | sh4ptr_t ptr = GET_ICACHE_PTR(target);
|
nkeynes@569 | 2358 | MOV_moff32_EAX( ptr );
|
nkeynes@569 | 2359 | MOVSX_r16_r32( R_EAX, R_EAX );
|
nkeynes@569 | 2360 | } else {
|
nkeynes@569 | 2361 | load_imm32( R_ECX, (pc - sh4_x86.block_start_pc) + disp + 4 );
|
nkeynes@569 | 2362 | ADD_sh4r_r32( R_PC, R_ECX );
|
nkeynes@569 | 2363 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@569 | 2364 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@569 | 2365 | }
|
nkeynes@374 | 2366 | store_reg( R_EAX, Rn );
|
nkeynes@374 | 2367 | }
|
nkeynes@359 | 2368 | }
|
nkeynes@359 | 2369 | break;
|
nkeynes@359 | 2370 | case 0xA:
|
nkeynes@359 | 2371 | { /* BRA disp */
|
nkeynes@359 | 2372 | int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
|
nkeynes@374 | 2373 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2374 | SLOTILLEGAL();
|
nkeynes@374 | 2375 | } else {
|
nkeynes@374 | 2376 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@526 | 2377 | sh4_translate_instruction( pc + 2 );
|
nkeynes@408 | 2378 | exit_block( disp + pc + 4, pc+4 );
|
nkeynes@409 | 2379 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 2380 | return 4;
|
nkeynes@374 | 2381 | }
|
nkeynes@359 | 2382 | }
|
nkeynes@359 | 2383 | break;
|
nkeynes@359 | 2384 | case 0xB:
|
nkeynes@359 | 2385 | { /* BSR disp */
|
nkeynes@359 | 2386 | int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
|
nkeynes@374 | 2387 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2388 | SLOTILLEGAL();
|
nkeynes@374 | 2389 | } else {
|
nkeynes@374 | 2390 | load_imm32( R_EAX, pc + 4 );
|
nkeynes@374 | 2391 | store_spreg( R_EAX, R_PR );
|
nkeynes@374 | 2392 | sh4_x86.in_delay_slot = TRUE;
|
nkeynes@526 | 2393 | sh4_translate_instruction( pc + 2 );
|
nkeynes@408 | 2394 | exit_block( disp + pc + 4, pc+4 );
|
nkeynes@409 | 2395 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 2396 | return 4;
|
nkeynes@374 | 2397 | }
|
nkeynes@359 | 2398 | }
|
nkeynes@359 | 2399 | break;
|
nkeynes@359 | 2400 | case 0xC:
|
nkeynes@359 | 2401 | switch( (ir&0xF00) >> 8 ) {
|
nkeynes@359 | 2402 | case 0x0:
|
nkeynes@359 | 2403 | { /* MOV.B R0, @(disp, GBR) */
|
nkeynes@359 | 2404 | uint32_t disp = (ir&0xFF);
|
nkeynes@359 | 2405 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2406 | load_spreg( R_ECX, R_GBR );
|
nkeynes@359 | 2407 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@359 | 2408 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 2409 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2410 | }
|
nkeynes@359 | 2411 | break;
|
nkeynes@359 | 2412 | case 0x1:
|
nkeynes@359 | 2413 | { /* MOV.W R0, @(disp, GBR) */
|
nkeynes@359 | 2414 | uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@361 | 2415 | load_spreg( R_ECX, R_GBR );
|
nkeynes@361 | 2416 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 2417 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2418 | check_walign16( R_ECX );
|
nkeynes@361 | 2419 | MEM_WRITE_WORD( R_ECX, R_EAX );
|
nkeynes@417 | 2420 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2421 | }
|
nkeynes@359 | 2422 | break;
|
nkeynes@359 | 2423 | case 0x2:
|
nkeynes@359 | 2424 | { /* MOV.L R0, @(disp, GBR) */
|
nkeynes@359 | 2425 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@361 | 2426 | load_spreg( R_ECX, R_GBR );
|
nkeynes@361 | 2427 | load_reg( R_EAX, 0 );
|
nkeynes@361 | 2428 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2429 | check_walign32( R_ECX );
|
nkeynes@361 | 2430 | MEM_WRITE_LONG( R_ECX, R_EAX );
|
nkeynes@417 | 2431 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2432 | }
|
nkeynes@359 | 2433 | break;
|
nkeynes@359 | 2434 | case 0x3:
|
nkeynes@359 | 2435 | { /* TRAPA #imm */
|
nkeynes@359 | 2436 | uint32_t imm = (ir&0xFF);
|
nkeynes@374 | 2437 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2438 | SLOTILLEGAL();
|
nkeynes@374 | 2439 | } else {
|
nkeynes@533 | 2440 | load_imm32( R_ECX, pc+2 );
|
nkeynes@533 | 2441 | store_spreg( R_ECX, REG_OFFSET(pc) );
|
nkeynes@527 | 2442 | load_imm32( R_EAX, imm );
|
nkeynes@527 | 2443 | call_func1( sh4_raise_trap, R_EAX );
|
nkeynes@417 | 2444 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@408 | 2445 | exit_block_pcset(pc);
|
nkeynes@409 | 2446 | sh4_x86.branch_taken = TRUE;
|
nkeynes@408 | 2447 | return 2;
|
nkeynes@374 | 2448 | }
|
nkeynes@359 | 2449 | }
|
nkeynes@359 | 2450 | break;
|
nkeynes@359 | 2451 | case 0x4:
|
nkeynes@359 | 2452 | { /* MOV.B @(disp, GBR), R0 */
|
nkeynes@359 | 2453 | uint32_t disp = (ir&0xFF);
|
nkeynes@359 | 2454 | load_spreg( R_ECX, R_GBR );
|
nkeynes@359 | 2455 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@359 | 2456 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@359 | 2457 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2458 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2459 | }
|
nkeynes@359 | 2460 | break;
|
nkeynes@359 | 2461 | case 0x5:
|
nkeynes@359 | 2462 | { /* MOV.W @(disp, GBR), R0 */
|
nkeynes@359 | 2463 | uint32_t disp = (ir&0xFF)<<1;
|
nkeynes@361 | 2464 | load_spreg( R_ECX, R_GBR );
|
nkeynes@361 | 2465 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2466 | check_ralign16( R_ECX );
|
nkeynes@361 | 2467 | MEM_READ_WORD( R_ECX, R_EAX );
|
nkeynes@361 | 2468 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2469 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2470 | }
|
nkeynes@359 | 2471 | break;
|
nkeynes@359 | 2472 | case 0x6:
|
nkeynes@359 | 2473 | { /* MOV.L @(disp, GBR), R0 */
|
nkeynes@359 | 2474 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@361 | 2475 | load_spreg( R_ECX, R_GBR );
|
nkeynes@361 | 2476 | ADD_imm32_r32( disp, R_ECX );
|
nkeynes@374 | 2477 | check_ralign32( R_ECX );
|
nkeynes@361 | 2478 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@361 | 2479 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2480 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2481 | }
|
nkeynes@359 | 2482 | break;
|
nkeynes@359 | 2483 | case 0x7:
|
nkeynes@359 | 2484 | { /* MOVA @(disp, PC), R0 */
|
nkeynes@359 | 2485 | uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@374 | 2486 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2487 | SLOTILLEGAL();
|
nkeynes@374 | 2488 | } else {
|
nkeynes@569 | 2489 | load_imm32( R_ECX, (pc - sh4_x86.block_start_pc) + disp + 4 - (pc&0x03) );
|
nkeynes@569 | 2490 | ADD_sh4r_r32( R_PC, R_ECX );
|
nkeynes@374 | 2491 | store_reg( R_ECX, 0 );
|
nkeynes@374 | 2492 | }
|
nkeynes@359 | 2493 | }
|
nkeynes@359 | 2494 | break;
|
nkeynes@359 | 2495 | case 0x8:
|
nkeynes@359 | 2496 | { /* TST #imm, R0 */
|
nkeynes@359 | 2497 | uint32_t imm = (ir&0xFF);
|
nkeynes@368 | 2498 | load_reg( R_EAX, 0 );
|
nkeynes@368 | 2499 | TEST_imm32_r32( imm, R_EAX );
|
nkeynes@368 | 2500 | SETE_t();
|
nkeynes@417 | 2501 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 2502 | }
|
nkeynes@359 | 2503 | break;
|
nkeynes@359 | 2504 | case 0x9:
|
nkeynes@359 | 2505 | { /* AND #imm, R0 */
|
nkeynes@359 | 2506 | uint32_t imm = (ir&0xFF);
|
nkeynes@359 | 2507 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2508 | AND_imm32_r32(imm, R_EAX);
|
nkeynes@359 | 2509 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2510 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2511 | }
|
nkeynes@359 | 2512 | break;
|
nkeynes@359 | 2513 | case 0xA:
|
nkeynes@359 | 2514 | { /* XOR #imm, R0 */
|
nkeynes@359 | 2515 | uint32_t imm = (ir&0xFF);
|
nkeynes@359 | 2516 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2517 | XOR_imm32_r32( imm, R_EAX );
|
nkeynes@359 | 2518 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2519 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2520 | }
|
nkeynes@359 | 2521 | break;
|
nkeynes@359 | 2522 | case 0xB:
|
nkeynes@359 | 2523 | { /* OR #imm, R0 */
|
nkeynes@359 | 2524 | uint32_t imm = (ir&0xFF);
|
nkeynes@359 | 2525 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2526 | OR_imm32_r32(imm, R_EAX);
|
nkeynes@359 | 2527 | store_reg( R_EAX, 0 );
|
nkeynes@417 | 2528 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2529 | }
|
nkeynes@359 | 2530 | break;
|
nkeynes@359 | 2531 | case 0xC:
|
nkeynes@359 | 2532 | { /* TST.B #imm, @(R0, GBR) */
|
nkeynes@359 | 2533 | uint32_t imm = (ir&0xFF);
|
nkeynes@368 | 2534 | load_reg( R_EAX, 0);
|
nkeynes@368 | 2535 | load_reg( R_ECX, R_GBR);
|
nkeynes@368 | 2536 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@368 | 2537 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@394 | 2538 | TEST_imm8_r8( imm, R_AL );
|
nkeynes@368 | 2539 | SETE_t();
|
nkeynes@417 | 2540 | sh4_x86.tstate = TSTATE_E;
|
nkeynes@359 | 2541 | }
|
nkeynes@359 | 2542 | break;
|
nkeynes@359 | 2543 | case 0xD:
|
nkeynes@359 | 2544 | { /* AND.B #imm, @(R0, GBR) */
|
nkeynes@359 | 2545 | uint32_t imm = (ir&0xFF);
|
nkeynes@359 | 2546 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2547 | load_spreg( R_ECX, R_GBR );
|
nkeynes@374 | 2548 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@547 | 2549 | PUSH_realigned_r32(R_ECX);
|
nkeynes@527 | 2550 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@547 | 2551 | POP_realigned_r32(R_ECX);
|
nkeynes@386 | 2552 | AND_imm32_r32(imm, R_EAX );
|
nkeynes@359 | 2553 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 2554 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2555 | }
|
nkeynes@359 | 2556 | break;
|
nkeynes@359 | 2557 | case 0xE:
|
nkeynes@359 | 2558 | { /* XOR.B #imm, @(R0, GBR) */
|
nkeynes@359 | 2559 | uint32_t imm = (ir&0xFF);
|
nkeynes@359 | 2560 | load_reg( R_EAX, 0 );
|
nkeynes@359 | 2561 | load_spreg( R_ECX, R_GBR );
|
nkeynes@359 | 2562 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@547 | 2563 | PUSH_realigned_r32(R_ECX);
|
nkeynes@527 | 2564 | MEM_READ_BYTE(R_ECX, R_EAX);
|
nkeynes@547 | 2565 | POP_realigned_r32(R_ECX);
|
nkeynes@359 | 2566 | XOR_imm32_r32( imm, R_EAX );
|
nkeynes@359 | 2567 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 2568 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2569 | }
|
nkeynes@359 | 2570 | break;
|
nkeynes@359 | 2571 | case 0xF:
|
nkeynes@359 | 2572 | { /* OR.B #imm, @(R0, GBR) */
|
nkeynes@359 | 2573 | uint32_t imm = (ir&0xFF);
|
nkeynes@374 | 2574 | load_reg( R_EAX, 0 );
|
nkeynes@374 | 2575 | load_spreg( R_ECX, R_GBR );
|
nkeynes@374 | 2576 | ADD_r32_r32( R_EAX, R_ECX );
|
nkeynes@547 | 2577 | PUSH_realigned_r32(R_ECX);
|
nkeynes@527 | 2578 | MEM_READ_BYTE( R_ECX, R_EAX );
|
nkeynes@547 | 2579 | POP_realigned_r32(R_ECX);
|
nkeynes@386 | 2580 | OR_imm32_r32(imm, R_EAX );
|
nkeynes@374 | 2581 | MEM_WRITE_BYTE( R_ECX, R_EAX );
|
nkeynes@417 | 2582 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2583 | }
|
nkeynes@359 | 2584 | break;
|
nkeynes@359 | 2585 | }
|
nkeynes@359 | 2586 | break;
|
nkeynes@359 | 2587 | case 0xD:
|
nkeynes@359 | 2588 | { /* MOV.L @(disp, PC), Rn */
|
nkeynes@359 | 2589 | uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<2;
|
nkeynes@374 | 2590 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@374 | 2591 | SLOTILLEGAL();
|
nkeynes@374 | 2592 | } else {
|
nkeynes@388 | 2593 | uint32_t target = (pc & 0xFFFFFFFC) + disp + 4;
|
nkeynes@569 | 2594 | if( IS_IN_ICACHE(target) ) {
|
nkeynes@569 | 2595 | // If the target address is in the same page as the code, it's
|
nkeynes@569 | 2596 | // pretty safe to just ref it directly and circumvent the whole
|
nkeynes@569 | 2597 | // memory subsystem. (this is a big performance win)
|
nkeynes@569 | 2598 |
|
nkeynes@569 | 2599 | // FIXME: There's a corner-case that's not handled here when
|
nkeynes@569 | 2600 | // the current code-page is in the ITLB but not in the UTLB.
|
nkeynes@569 | 2601 | // (should generate a TLB miss although need to test SH4
|
nkeynes@569 | 2602 | // behaviour to confirm) Unlikely to be anyone depending on this
|
nkeynes@569 | 2603 | // behaviour though.
|
nkeynes@569 | 2604 | sh4ptr_t ptr = GET_ICACHE_PTR(target);
|
nkeynes@527 | 2605 | MOV_moff32_EAX( ptr );
|
nkeynes@388 | 2606 | } else {
|
nkeynes@569 | 2607 | // Note: we use sh4r.pc for the calc as we could be running at a
|
nkeynes@569 | 2608 | // different virtual address than the translation was done with,
|
nkeynes@569 | 2609 | // but we can safely assume that the low bits are the same.
|
nkeynes@569 | 2610 | load_imm32( R_ECX, (pc-sh4_x86.block_start_pc) + disp + 4 - (pc&0x03) );
|
nkeynes@569 | 2611 | ADD_sh4r_r32( R_PC, R_ECX );
|
nkeynes@388 | 2612 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@569 | 2613 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@388 | 2614 | }
|
nkeynes@386 | 2615 | store_reg( R_EAX, Rn );
|
nkeynes@374 | 2616 | }
|
nkeynes@359 | 2617 | }
|
nkeynes@359 | 2618 | break;
|
nkeynes@359 | 2619 | case 0xE:
|
nkeynes@359 | 2620 | { /* MOV #imm, Rn */
|
nkeynes@359 | 2621 | uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
|
nkeynes@359 | 2622 | load_imm32( R_EAX, imm );
|
nkeynes@359 | 2623 | store_reg( R_EAX, Rn );
|
nkeynes@359 | 2624 | }
|
nkeynes@359 | 2625 | break;
|
nkeynes@359 | 2626 | case 0xF:
|
nkeynes@359 | 2627 | switch( ir&0xF ) {
|
nkeynes@359 | 2628 | case 0x0:
|
nkeynes@359 | 2629 | { /* FADD FRm, FRn */
|
nkeynes@359 | 2630 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2631 | check_fpuen();
|
nkeynes@377 | 2632 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2633 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2634 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2635 | JNE_rel8(13,doubleprec);
|
nkeynes@377 | 2636 | push_fr(R_EDX, FRm);
|
nkeynes@377 | 2637 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 2638 | FADDP_st(1);
|
nkeynes@377 | 2639 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 2640 | JMP_rel8(11,end);
|
nkeynes@380 | 2641 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2642 | push_dr(R_EDX, FRm);
|
nkeynes@377 | 2643 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 2644 | FADDP_st(1);
|
nkeynes@377 | 2645 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 2646 | JMP_TARGET(end);
|
nkeynes@417 | 2647 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2648 | }
|
nkeynes@359 | 2649 | break;
|
nkeynes@359 | 2650 | case 0x1:
|
nkeynes@359 | 2651 | { /* FSUB FRm, FRn */
|
nkeynes@359 | 2652 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2653 | check_fpuen();
|
nkeynes@377 | 2654 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2655 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2656 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2657 | JNE_rel8(13, doubleprec);
|
nkeynes@377 | 2658 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 2659 | push_fr(R_EDX, FRm);
|
nkeynes@388 | 2660 | FSUBP_st(1);
|
nkeynes@377 | 2661 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 2662 | JMP_rel8(11, end);
|
nkeynes@380 | 2663 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2664 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 2665 | push_dr(R_EDX, FRm);
|
nkeynes@388 | 2666 | FSUBP_st(1);
|
nkeynes@377 | 2667 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 2668 | JMP_TARGET(end);
|
nkeynes@417 | 2669 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2670 | }
|
nkeynes@359 | 2671 | break;
|
nkeynes@359 | 2672 | case 0x2:
|
nkeynes@359 | 2673 | { /* FMUL FRm, FRn */
|
nkeynes@359 | 2674 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2675 | check_fpuen();
|
nkeynes@377 | 2676 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2677 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2678 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2679 | JNE_rel8(13, doubleprec);
|
nkeynes@377 | 2680 | push_fr(R_EDX, FRm);
|
nkeynes@377 | 2681 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 2682 | FMULP_st(1);
|
nkeynes@377 | 2683 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 2684 | JMP_rel8(11, end);
|
nkeynes@380 | 2685 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2686 | push_dr(R_EDX, FRm);
|
nkeynes@377 | 2687 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 2688 | FMULP_st(1);
|
nkeynes@377 | 2689 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 2690 | JMP_TARGET(end);
|
nkeynes@417 | 2691 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2692 | }
|
nkeynes@359 | 2693 | break;
|
nkeynes@359 | 2694 | case 0x3:
|
nkeynes@359 | 2695 | { /* FDIV FRm, FRn */
|
nkeynes@359 | 2696 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2697 | check_fpuen();
|
nkeynes@377 | 2698 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2699 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2700 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2701 | JNE_rel8(13, doubleprec);
|
nkeynes@377 | 2702 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 2703 | push_fr(R_EDX, FRm);
|
nkeynes@377 | 2704 | FDIVP_st(1);
|
nkeynes@377 | 2705 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 2706 | JMP_rel8(11, end);
|
nkeynes@380 | 2707 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2708 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 2709 | push_dr(R_EDX, FRm);
|
nkeynes@377 | 2710 | FDIVP_st(1);
|
nkeynes@377 | 2711 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 2712 | JMP_TARGET(end);
|
nkeynes@417 | 2713 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2714 | }
|
nkeynes@359 | 2715 | break;
|
nkeynes@359 | 2716 | case 0x4:
|
nkeynes@359 | 2717 | { /* FCMP/EQ FRm, FRn */
|
nkeynes@359 | 2718 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2719 | check_fpuen();
|
nkeynes@377 | 2720 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2721 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2722 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2723 | JNE_rel8(8, doubleprec);
|
nkeynes@377 | 2724 | push_fr(R_EDX, FRm);
|
nkeynes@377 | 2725 | push_fr(R_EDX, FRn);
|
nkeynes@380 | 2726 | JMP_rel8(6, end);
|
nkeynes@380 | 2727 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2728 | push_dr(R_EDX, FRm);
|
nkeynes@377 | 2729 | push_dr(R_EDX, FRn);
|
nkeynes@386 | 2730 | JMP_TARGET(end);
|
nkeynes@377 | 2731 | FCOMIP_st(1);
|
nkeynes@377 | 2732 | SETE_t();
|
nkeynes@377 | 2733 | FPOP_st();
|
nkeynes@417 | 2734 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2735 | }
|
nkeynes@359 | 2736 | break;
|
nkeynes@359 | 2737 | case 0x5:
|
nkeynes@359 | 2738 | { /* FCMP/GT FRm, FRn */
|
nkeynes@359 | 2739 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 2740 | check_fpuen();
|
nkeynes@377 | 2741 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2742 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 2743 | load_fr_bank( R_EDX );
|
nkeynes@380 | 2744 | JNE_rel8(8, doubleprec);
|
nkeynes@377 | 2745 | push_fr(R_EDX, FRm);
|
nkeynes@377 | 2746 | push_fr(R_EDX, FRn);
|
nkeynes@380 | 2747 | JMP_rel8(6, end);
|
nkeynes@380 | 2748 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 2749 | push_dr(R_EDX, FRm);
|
nkeynes@377 | 2750 | push_dr(R_EDX, FRn);
|
nkeynes@380 | 2751 | JMP_TARGET(end);
|
nkeynes@377 | 2752 | FCOMIP_st(1);
|
nkeynes@377 | 2753 | SETA_t();
|
nkeynes@377 | 2754 | FPOP_st();
|
nkeynes@417 | 2755 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2756 | }
|
nkeynes@359 | 2757 | break;
|
nkeynes@359 | 2758 | case 0x6:
|
nkeynes@359 | 2759 | { /* FMOV @(R0, Rm), FRn */
|
nkeynes@359 | 2760 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@559 | 2761 | check_fpuen();
|
nkeynes@416 | 2762 | load_reg( R_ECX, Rm );
|
nkeynes@416 | 2763 | ADD_sh4r_r32( REG_OFFSET(r[0]), R_ECX );
|
nkeynes@416 | 2764 | check_ralign32( R_ECX );
|
nkeynes@416 | 2765 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2766 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2767 | JNE_rel8(8 + MEM_READ_SIZE, doublesize);
|
nkeynes@416 | 2768 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@416 | 2769 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2770 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@375 | 2771 | if( FRn&1 ) {
|
nkeynes@527 | 2772 | JMP_rel8(21 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@380 | 2773 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2774 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2775 | load_spreg( R_EDX, R_FPSCR ); // assume read_long clobbered it
|
nkeynes@416 | 2776 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2777 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2778 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2779 | JMP_TARGET(end);
|
nkeynes@375 | 2780 | } else {
|
nkeynes@527 | 2781 | JMP_rel8(9 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@380 | 2782 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2783 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2784 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2785 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2786 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2787 | JMP_TARGET(end);
|
nkeynes@377 | 2788 | }
|
nkeynes@417 | 2789 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@377 | 2790 | }
|
nkeynes@377 | 2791 | break;
|
nkeynes@377 | 2792 | case 0x7:
|
nkeynes@377 | 2793 | { /* FMOV FRm, @(R0, Rn) */
|
nkeynes@377 | 2794 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@559 | 2795 | check_fpuen();
|
nkeynes@416 | 2796 | load_reg( R_ECX, Rn );
|
nkeynes@416 | 2797 | ADD_sh4r_r32( REG_OFFSET(r[0]), R_ECX );
|
nkeynes@416 | 2798 | check_walign32( R_ECX );
|
nkeynes@416 | 2799 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2800 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2801 | JNE_rel8(8 + MEM_WRITE_SIZE, doublesize);
|
nkeynes@416 | 2802 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2803 | load_fr( R_EDX, R_EAX, FRm );
|
nkeynes@416 | 2804 | MEM_WRITE_LONG( R_ECX, R_EAX ); // 12
|
nkeynes@377 | 2805 | if( FRm&1 ) {
|
nkeynes@527 | 2806 | JMP_rel8( 18 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2807 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2808 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2809 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2810 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2811 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2812 | JMP_TARGET(end);
|
nkeynes@377 | 2813 | } else {
|
nkeynes@527 | 2814 | JMP_rel8( 9 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2815 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2816 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2817 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2818 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2819 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2820 | JMP_TARGET(end);
|
nkeynes@377 | 2821 | }
|
nkeynes@417 | 2822 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@377 | 2823 | }
|
nkeynes@377 | 2824 | break;
|
nkeynes@377 | 2825 | case 0x8:
|
nkeynes@377 | 2826 | { /* FMOV @Rm, FRn */
|
nkeynes@377 | 2827 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@559 | 2828 | check_fpuen();
|
nkeynes@416 | 2829 | load_reg( R_ECX, Rm );
|
nkeynes@416 | 2830 | check_ralign32( R_ECX );
|
nkeynes@416 | 2831 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2832 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2833 | JNE_rel8(8 + MEM_READ_SIZE, doublesize);
|
nkeynes@416 | 2834 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@416 | 2835 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2836 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@377 | 2837 | if( FRn&1 ) {
|
nkeynes@527 | 2838 | JMP_rel8(21 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@380 | 2839 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2840 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2841 | load_spreg( R_EDX, R_FPSCR ); // assume read_long clobbered it
|
nkeynes@416 | 2842 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2843 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2844 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2845 | JMP_TARGET(end);
|
nkeynes@377 | 2846 | } else {
|
nkeynes@527 | 2847 | JMP_rel8(9 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@380 | 2848 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2849 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2850 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2851 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2852 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2853 | JMP_TARGET(end);
|
nkeynes@375 | 2854 | }
|
nkeynes@417 | 2855 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2856 | }
|
nkeynes@359 | 2857 | break;
|
nkeynes@359 | 2858 | case 0x9:
|
nkeynes@359 | 2859 | { /* FMOV @Rm+, FRn */
|
nkeynes@359 | 2860 | uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
|
nkeynes@559 | 2861 | check_fpuen();
|
nkeynes@416 | 2862 | load_reg( R_ECX, Rm );
|
nkeynes@416 | 2863 | check_ralign32( R_ECX );
|
nkeynes@416 | 2864 | MOV_r32_r32( R_ECX, R_EAX );
|
nkeynes@416 | 2865 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2866 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2867 | JNE_rel8(14 + MEM_READ_SIZE, doublesize);
|
nkeynes@377 | 2868 | ADD_imm8s_r32( 4, R_EAX );
|
nkeynes@377 | 2869 | store_reg( R_EAX, Rm );
|
nkeynes@416 | 2870 | MEM_READ_LONG( R_ECX, R_EAX );
|
nkeynes@416 | 2871 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2872 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@377 | 2873 | if( FRn&1 ) {
|
nkeynes@527 | 2874 | JMP_rel8(27 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@380 | 2875 | JMP_TARGET(doublesize);
|
nkeynes@377 | 2876 | ADD_imm8s_r32( 8, R_EAX );
|
nkeynes@377 | 2877 | store_reg(R_EAX, Rm);
|
nkeynes@416 | 2878 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2879 | load_spreg( R_EDX, R_FPSCR ); // assume read_long clobbered it
|
nkeynes@416 | 2880 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2881 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2882 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2883 | JMP_TARGET(end);
|
nkeynes@377 | 2884 | } else {
|
nkeynes@527 | 2885 | JMP_rel8(15 + MEM_READ_DOUBLE_SIZE, end);
|
nkeynes@377 | 2886 | ADD_imm8s_r32( 8, R_EAX );
|
nkeynes@377 | 2887 | store_reg(R_EAX, Rm);
|
nkeynes@416 | 2888 | MEM_READ_DOUBLE( R_ECX, R_EAX, R_ECX );
|
nkeynes@416 | 2889 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2890 | store_fr( R_EDX, R_EAX, FRn&0x0E );
|
nkeynes@416 | 2891 | store_fr( R_EDX, R_ECX, FRn|0x01 );
|
nkeynes@380 | 2892 | JMP_TARGET(end);
|
nkeynes@377 | 2893 | }
|
nkeynes@417 | 2894 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2895 | }
|
nkeynes@359 | 2896 | break;
|
nkeynes@359 | 2897 | case 0xA:
|
nkeynes@359 | 2898 | { /* FMOV FRm, @Rn */
|
nkeynes@359 | 2899 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@559 | 2900 | check_fpuen();
|
nkeynes@416 | 2901 | load_reg( R_ECX, Rn );
|
nkeynes@416 | 2902 | check_walign32( R_ECX );
|
nkeynes@416 | 2903 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2904 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2905 | JNE_rel8(8 + MEM_WRITE_SIZE, doublesize);
|
nkeynes@416 | 2906 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2907 | load_fr( R_EDX, R_EAX, FRm );
|
nkeynes@416 | 2908 | MEM_WRITE_LONG( R_ECX, R_EAX ); // 12
|
nkeynes@375 | 2909 | if( FRm&1 ) {
|
nkeynes@527 | 2910 | JMP_rel8( 18 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2911 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2912 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2913 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2914 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2915 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2916 | JMP_TARGET(end);
|
nkeynes@375 | 2917 | } else {
|
nkeynes@527 | 2918 | JMP_rel8( 9 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2919 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2920 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2921 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2922 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2923 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2924 | JMP_TARGET(end);
|
nkeynes@375 | 2925 | }
|
nkeynes@417 | 2926 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2927 | }
|
nkeynes@359 | 2928 | break;
|
nkeynes@359 | 2929 | case 0xB:
|
nkeynes@359 | 2930 | { /* FMOV FRm, @-Rn */
|
nkeynes@359 | 2931 | uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@559 | 2932 | check_fpuen();
|
nkeynes@416 | 2933 | load_reg( R_ECX, Rn );
|
nkeynes@416 | 2934 | check_walign32( R_ECX );
|
nkeynes@416 | 2935 | load_spreg( R_EDX, R_FPSCR );
|
nkeynes@416 | 2936 | TEST_imm32_r32( FPSCR_SZ, R_EDX );
|
nkeynes@559 | 2937 | JNE_rel8(14 + MEM_WRITE_SIZE, doublesize);
|
nkeynes@416 | 2938 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2939 | load_fr( R_EDX, R_EAX, FRm );
|
nkeynes@416 | 2940 | ADD_imm8s_r32(-4,R_ECX);
|
nkeynes@416 | 2941 | store_reg( R_ECX, Rn );
|
nkeynes@416 | 2942 | MEM_WRITE_LONG( R_ECX, R_EAX ); // 12
|
nkeynes@377 | 2943 | if( FRm&1 ) {
|
nkeynes@527 | 2944 | JMP_rel8( 24 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2945 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2946 | load_xf_bank( R_EDX );
|
nkeynes@416 | 2947 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2948 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2949 | ADD_imm8s_r32(-8,R_ECX);
|
nkeynes@416 | 2950 | store_reg( R_ECX, Rn );
|
nkeynes@416 | 2951 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2952 | JMP_TARGET(end);
|
nkeynes@377 | 2953 | } else {
|
nkeynes@527 | 2954 | JMP_rel8( 15 + MEM_WRITE_DOUBLE_SIZE, end );
|
nkeynes@380 | 2955 | JMP_TARGET(doublesize);
|
nkeynes@416 | 2956 | load_fr_bank( R_EDX );
|
nkeynes@416 | 2957 | load_fr( R_EDX, R_EAX, FRm&0x0E );
|
nkeynes@416 | 2958 | load_fr( R_EDX, R_EDX, FRm|0x01 );
|
nkeynes@416 | 2959 | ADD_imm8s_r32(-8,R_ECX);
|
nkeynes@416 | 2960 | store_reg( R_ECX, Rn );
|
nkeynes@416 | 2961 | MEM_WRITE_DOUBLE( R_ECX, R_EAX, R_EDX );
|
nkeynes@380 | 2962 | JMP_TARGET(end);
|
nkeynes@377 | 2963 | }
|
nkeynes@417 | 2964 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 2965 | }
|
nkeynes@359 | 2966 | break;
|
nkeynes@359 | 2967 | case 0xC:
|
nkeynes@359 | 2968 | { /* FMOV FRm, FRn */
|
nkeynes@359 | 2969 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@375 | 2970 | /* As horrible as this looks, it's actually covering 5 separate cases:
|
nkeynes@375 | 2971 | * 1. 32-bit fr-to-fr (PR=0)
|
nkeynes@375 | 2972 | * 2. 64-bit dr-to-dr (PR=1, FRm&1 == 0, FRn&1 == 0 )
|
nkeynes@375 | 2973 | * 3. 64-bit dr-to-xd (PR=1, FRm&1 == 0, FRn&1 == 1 )
|
nkeynes@375 | 2974 | * 4. 64-bit xd-to-dr (PR=1, FRm&1 == 1, FRn&1 == 0 )
|
nkeynes@375 | 2975 | * 5. 64-bit xd-to-xd (PR=1, FRm&1 == 1, FRn&1 == 1 )
|
nkeynes@375 | 2976 | */
|
nkeynes@377 | 2977 | check_fpuen();
|
nkeynes@375 | 2978 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 2979 | load_fr_bank( R_EDX );
|
nkeynes@375 | 2980 | TEST_imm32_r32( FPSCR_SZ, R_ECX );
|
nkeynes@380 | 2981 | JNE_rel8(8, doublesize);
|
nkeynes@375 | 2982 | load_fr( R_EDX, R_EAX, FRm ); // PR=0 branch
|
nkeynes@375 | 2983 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@375 | 2984 | if( FRm&1 ) {
|
nkeynes@386 | 2985 | JMP_rel8(24, end);
|
nkeynes@380 | 2986 | JMP_TARGET(doublesize);
|
nkeynes@375 | 2987 | load_xf_bank( R_ECX );
|
nkeynes@375 | 2988 | load_fr( R_ECX, R_EAX, FRm-1 );
|
nkeynes@375 | 2989 | if( FRn&1 ) {
|
nkeynes@375 | 2990 | load_fr( R_ECX, R_EDX, FRm );
|
nkeynes@375 | 2991 | store_fr( R_ECX, R_EAX, FRn-1 );
|
nkeynes@375 | 2992 | store_fr( R_ECX, R_EDX, FRn );
|
nkeynes@375 | 2993 | } else /* FRn&1 == 0 */ {
|
nkeynes@375 | 2994 | load_fr( R_ECX, R_ECX, FRm );
|
nkeynes@388 | 2995 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@388 | 2996 | store_fr( R_EDX, R_ECX, FRn+1 );
|
nkeynes@375 | 2997 | }
|
nkeynes@380 | 2998 | JMP_TARGET(end);
|
nkeynes@375 | 2999 | } else /* FRm&1 == 0 */ {
|
nkeynes@375 | 3000 | if( FRn&1 ) {
|
nkeynes@386 | 3001 | JMP_rel8(24, end);
|
nkeynes@375 | 3002 | load_xf_bank( R_ECX );
|
nkeynes@375 | 3003 | load_fr( R_EDX, R_EAX, FRm );
|
nkeynes@375 | 3004 | load_fr( R_EDX, R_EDX, FRm+1 );
|
nkeynes@375 | 3005 | store_fr( R_ECX, R_EAX, FRn-1 );
|
nkeynes@375 | 3006 | store_fr( R_ECX, R_EDX, FRn );
|
nkeynes@380 | 3007 | JMP_TARGET(end);
|
nkeynes@375 | 3008 | } else /* FRn&1 == 0 */ {
|
nkeynes@380 | 3009 | JMP_rel8(12, end);
|
nkeynes@375 | 3010 | load_fr( R_EDX, R_EAX, FRm );
|
nkeynes@375 | 3011 | load_fr( R_EDX, R_ECX, FRm+1 );
|
nkeynes@375 | 3012 | store_fr( R_EDX, R_EAX, FRn );
|
nkeynes@375 | 3013 | store_fr( R_EDX, R_ECX, FRn+1 );
|
nkeynes@380 | 3014 | JMP_TARGET(end);
|
nkeynes@375 | 3015 | }
|
nkeynes@375 | 3016 | }
|
nkeynes@417 | 3017 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3018 | }
|
nkeynes@359 | 3019 | break;
|
nkeynes@359 | 3020 | case 0xD:
|
nkeynes@359 | 3021 | switch( (ir&0xF0) >> 4 ) {
|
nkeynes@359 | 3022 | case 0x0:
|
nkeynes@359 | 3023 | { /* FSTS FPUL, FRn */
|
nkeynes@359 | 3024 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3025 | check_fpuen();
|
nkeynes@377 | 3026 | load_fr_bank( R_ECX );
|
nkeynes@377 | 3027 | load_spreg( R_EAX, R_FPUL );
|
nkeynes@377 | 3028 | store_fr( R_ECX, R_EAX, FRn );
|
nkeynes@417 | 3029 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3030 | }
|
nkeynes@359 | 3031 | break;
|
nkeynes@359 | 3032 | case 0x1:
|
nkeynes@359 | 3033 | { /* FLDS FRm, FPUL */
|
nkeynes@359 | 3034 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@377 | 3035 | check_fpuen();
|
nkeynes@377 | 3036 | load_fr_bank( R_ECX );
|
nkeynes@377 | 3037 | load_fr( R_ECX, R_EAX, FRm );
|
nkeynes@377 | 3038 | store_spreg( R_EAX, R_FPUL );
|
nkeynes@417 | 3039 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3040 | }
|
nkeynes@359 | 3041 | break;
|
nkeynes@359 | 3042 | case 0x2:
|
nkeynes@359 | 3043 | { /* FLOAT FPUL, FRn */
|
nkeynes@359 | 3044 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3045 | check_fpuen();
|
nkeynes@377 | 3046 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3047 | load_spreg(R_EDX, REG_OFFSET(fr_bank));
|
nkeynes@377 | 3048 | FILD_sh4r(R_FPUL);
|
nkeynes@377 | 3049 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3050 | JNE_rel8(5, doubleprec);
|
nkeynes@377 | 3051 | pop_fr( R_EDX, FRn );
|
nkeynes@380 | 3052 | JMP_rel8(3, end);
|
nkeynes@380 | 3053 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 3054 | pop_dr( R_EDX, FRn );
|
nkeynes@380 | 3055 | JMP_TARGET(end);
|
nkeynes@417 | 3056 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3057 | }
|
nkeynes@359 | 3058 | break;
|
nkeynes@359 | 3059 | case 0x3:
|
nkeynes@359 | 3060 | { /* FTRC FRm, FPUL */
|
nkeynes@359 | 3061 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@377 | 3062 | check_fpuen();
|
nkeynes@388 | 3063 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@388 | 3064 | load_fr_bank( R_EDX );
|
nkeynes@388 | 3065 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@388 | 3066 | JNE_rel8(5, doubleprec);
|
nkeynes@388 | 3067 | push_fr( R_EDX, FRm );
|
nkeynes@388 | 3068 | JMP_rel8(3, doop);
|
nkeynes@388 | 3069 | JMP_TARGET(doubleprec);
|
nkeynes@388 | 3070 | push_dr( R_EDX, FRm );
|
nkeynes@388 | 3071 | JMP_TARGET( doop );
|
nkeynes@388 | 3072 | load_imm32( R_ECX, (uint32_t)&max_int );
|
nkeynes@388 | 3073 | FILD_r32ind( R_ECX );
|
nkeynes@388 | 3074 | FCOMIP_st(1);
|
nkeynes@394 | 3075 | JNA_rel8( 32, sat );
|
nkeynes@388 | 3076 | load_imm32( R_ECX, (uint32_t)&min_int ); // 5
|
nkeynes@388 | 3077 | FILD_r32ind( R_ECX ); // 2
|
nkeynes@388 | 3078 | FCOMIP_st(1); // 2
|
nkeynes@394 | 3079 | JAE_rel8( 21, sat2 ); // 2
|
nkeynes@394 | 3080 | load_imm32( R_EAX, (uint32_t)&save_fcw );
|
nkeynes@394 | 3081 | FNSTCW_r32ind( R_EAX );
|
nkeynes@394 | 3082 | load_imm32( R_EDX, (uint32_t)&trunc_fcw );
|
nkeynes@394 | 3083 | FLDCW_r32ind( R_EDX );
|
nkeynes@388 | 3084 | FISTP_sh4r(R_FPUL); // 3
|
nkeynes@394 | 3085 | FLDCW_r32ind( R_EAX );
|
nkeynes@388 | 3086 | JMP_rel8( 9, end ); // 2
|
nkeynes@388 | 3087 |
|
nkeynes@388 | 3088 | JMP_TARGET(sat);
|
nkeynes@388 | 3089 | JMP_TARGET(sat2);
|
nkeynes@388 | 3090 | MOV_r32ind_r32( R_ECX, R_ECX ); // 2
|
nkeynes@388 | 3091 | store_spreg( R_ECX, R_FPUL );
|
nkeynes@388 | 3092 | FPOP_st();
|
nkeynes@388 | 3093 | JMP_TARGET(end);
|
nkeynes@417 | 3094 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3095 | }
|
nkeynes@359 | 3096 | break;
|
nkeynes@359 | 3097 | case 0x4:
|
nkeynes@359 | 3098 | { /* FNEG FRn */
|
nkeynes@359 | 3099 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3100 | check_fpuen();
|
nkeynes@377 | 3101 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3102 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 3103 | load_fr_bank( R_EDX );
|
nkeynes@380 | 3104 | JNE_rel8(10, doubleprec);
|
nkeynes@377 | 3105 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 3106 | FCHS_st0();
|
nkeynes@377 | 3107 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 3108 | JMP_rel8(8, end);
|
nkeynes@380 | 3109 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 3110 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 3111 | FCHS_st0();
|
nkeynes@377 | 3112 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 3113 | JMP_TARGET(end);
|
nkeynes@417 | 3114 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3115 | }
|
nkeynes@359 | 3116 | break;
|
nkeynes@359 | 3117 | case 0x5:
|
nkeynes@359 | 3118 | { /* FABS FRn */
|
nkeynes@359 | 3119 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3120 | check_fpuen();
|
nkeynes@374 | 3121 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3122 | load_fr_bank( R_EDX );
|
nkeynes@374 | 3123 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3124 | JNE_rel8(10, doubleprec);
|
nkeynes@374 | 3125 | push_fr(R_EDX, FRn); // 3
|
nkeynes@374 | 3126 | FABS_st0(); // 2
|
nkeynes@374 | 3127 | pop_fr( R_EDX, FRn); //3
|
nkeynes@380 | 3128 | JMP_rel8(8,end); // 2
|
nkeynes@380 | 3129 | JMP_TARGET(doubleprec);
|
nkeynes@374 | 3130 | push_dr(R_EDX, FRn);
|
nkeynes@374 | 3131 | FABS_st0();
|
nkeynes@374 | 3132 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 3133 | JMP_TARGET(end);
|
nkeynes@417 | 3134 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3135 | }
|
nkeynes@359 | 3136 | break;
|
nkeynes@359 | 3137 | case 0x6:
|
nkeynes@359 | 3138 | { /* FSQRT FRn */
|
nkeynes@359 | 3139 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3140 | check_fpuen();
|
nkeynes@377 | 3141 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3142 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 3143 | load_fr_bank( R_EDX );
|
nkeynes@380 | 3144 | JNE_rel8(10, doubleprec);
|
nkeynes@377 | 3145 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 3146 | FSQRT_st0();
|
nkeynes@377 | 3147 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 3148 | JMP_rel8(8, end);
|
nkeynes@380 | 3149 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 3150 | push_dr(R_EDX, FRn);
|
nkeynes@377 | 3151 | FSQRT_st0();
|
nkeynes@377 | 3152 | pop_dr(R_EDX, FRn);
|
nkeynes@380 | 3153 | JMP_TARGET(end);
|
nkeynes@417 | 3154 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3155 | }
|
nkeynes@359 | 3156 | break;
|
nkeynes@359 | 3157 | case 0x7:
|
nkeynes@359 | 3158 | { /* FSRRA FRn */
|
nkeynes@359 | 3159 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3160 | check_fpuen();
|
nkeynes@377 | 3161 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3162 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@377 | 3163 | load_fr_bank( R_EDX );
|
nkeynes@380 | 3164 | JNE_rel8(12, end); // PR=0 only
|
nkeynes@377 | 3165 | FLD1_st0();
|
nkeynes@377 | 3166 | push_fr(R_EDX, FRn);
|
nkeynes@377 | 3167 | FSQRT_st0();
|
nkeynes@377 | 3168 | FDIVP_st(1);
|
nkeynes@377 | 3169 | pop_fr(R_EDX, FRn);
|
nkeynes@380 | 3170 | JMP_TARGET(end);
|
nkeynes@417 | 3171 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3172 | }
|
nkeynes@359 | 3173 | break;
|
nkeynes@359 | 3174 | case 0x8:
|
nkeynes@359 | 3175 | { /* FLDI0 FRn */
|
nkeynes@359 | 3176 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3177 | /* IFF PR=0 */
|
nkeynes@377 | 3178 | check_fpuen();
|
nkeynes@377 | 3179 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3180 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3181 | JNE_rel8(8, end);
|
nkeynes@377 | 3182 | XOR_r32_r32( R_EAX, R_EAX );
|
nkeynes@377 | 3183 | load_spreg( R_ECX, REG_OFFSET(fr_bank) );
|
nkeynes@377 | 3184 | store_fr( R_ECX, R_EAX, FRn );
|
nkeynes@380 | 3185 | JMP_TARGET(end);
|
nkeynes@417 | 3186 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3187 | }
|
nkeynes@359 | 3188 | break;
|
nkeynes@359 | 3189 | case 0x9:
|
nkeynes@359 | 3190 | { /* FLDI1 FRn */
|
nkeynes@359 | 3191 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3192 | /* IFF PR=0 */
|
nkeynes@377 | 3193 | check_fpuen();
|
nkeynes@377 | 3194 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3195 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3196 | JNE_rel8(11, end);
|
nkeynes@377 | 3197 | load_imm32(R_EAX, 0x3F800000);
|
nkeynes@377 | 3198 | load_spreg( R_ECX, REG_OFFSET(fr_bank) );
|
nkeynes@377 | 3199 | store_fr( R_ECX, R_EAX, FRn );
|
nkeynes@380 | 3200 | JMP_TARGET(end);
|
nkeynes@417 | 3201 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3202 | }
|
nkeynes@359 | 3203 | break;
|
nkeynes@359 | 3204 | case 0xA:
|
nkeynes@359 | 3205 | { /* FCNVSD FPUL, FRn */
|
nkeynes@359 | 3206 | uint32_t FRn = ((ir>>8)&0xF);
|
nkeynes@377 | 3207 | check_fpuen();
|
nkeynes@377 | 3208 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3209 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3210 | JE_rel8(9, end); // only when PR=1
|
nkeynes@377 | 3211 | load_fr_bank( R_ECX );
|
nkeynes@377 | 3212 | push_fpul();
|
nkeynes@377 | 3213 | pop_dr( R_ECX, FRn );
|
nkeynes@380 | 3214 | JMP_TARGET(end);
|
nkeynes@417 | 3215 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3216 | }
|
nkeynes@359 | 3217 | break;
|
nkeynes@359 | 3218 | case 0xB:
|
nkeynes@359 | 3219 | { /* FCNVDS FRm, FPUL */
|
nkeynes@359 | 3220 | uint32_t FRm = ((ir>>8)&0xF);
|
nkeynes@377 | 3221 | check_fpuen();
|
nkeynes@377 | 3222 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3223 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3224 | JE_rel8(9, end); // only when PR=1
|
nkeynes@377 | 3225 | load_fr_bank( R_ECX );
|
nkeynes@377 | 3226 | push_dr( R_ECX, FRm );
|
nkeynes@377 | 3227 | pop_fpul();
|
nkeynes@380 | 3228 | JMP_TARGET(end);
|
nkeynes@417 | 3229 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3230 | }
|
nkeynes@359 | 3231 | break;
|
nkeynes@359 | 3232 | case 0xE:
|
nkeynes@359 | 3233 | { /* FIPR FVm, FVn */
|
nkeynes@359 | 3234 | uint32_t FVn = ((ir>>10)&0x3); uint32_t FVm = ((ir>>8)&0x3);
|
nkeynes@377 | 3235 | check_fpuen();
|
nkeynes@388 | 3236 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@388 | 3237 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@388 | 3238 | JNE_rel8(44, doubleprec);
|
nkeynes@388 | 3239 |
|
nkeynes@388 | 3240 | load_fr_bank( R_ECX );
|
nkeynes@388 | 3241 | push_fr( R_ECX, FVm<<2 );
|
nkeynes@388 | 3242 | push_fr( R_ECX, FVn<<2 );
|
nkeynes@388 | 3243 | FMULP_st(1);
|
nkeynes@388 | 3244 | push_fr( R_ECX, (FVm<<2)+1);
|
nkeynes@388 | 3245 | push_fr( R_ECX, (FVn<<2)+1);
|
nkeynes@388 | 3246 | FMULP_st(1);
|
nkeynes@388 | 3247 | FADDP_st(1);
|
nkeynes@388 | 3248 | push_fr( R_ECX, (FVm<<2)+2);
|
nkeynes@388 | 3249 | push_fr( R_ECX, (FVn<<2)+2);
|
nkeynes@388 | 3250 | FMULP_st(1);
|
nkeynes@388 | 3251 | FADDP_st(1);
|
nkeynes@388 | 3252 | push_fr( R_ECX, (FVm<<2)+3);
|
nkeynes@388 | 3253 | push_fr( R_ECX, (FVn<<2)+3);
|
nkeynes@388 | 3254 | FMULP_st(1);
|
nkeynes@388 | 3255 | FADDP_st(1);
|
nkeynes@388 | 3256 | pop_fr( R_ECX, (FVn<<2)+3);
|
nkeynes@388 | 3257 | JMP_TARGET(doubleprec);
|
nkeynes@417 | 3258 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3259 | }
|
nkeynes@359 | 3260 | break;
|
nkeynes@359 | 3261 | case 0xF:
|
nkeynes@359 | 3262 | switch( (ir&0x100) >> 8 ) {
|
nkeynes@359 | 3263 | case 0x0:
|
nkeynes@359 | 3264 | { /* FSCA FPUL, FRn */
|
nkeynes@359 | 3265 | uint32_t FRn = ((ir>>9)&0x7)<<1;
|
nkeynes@377 | 3266 | check_fpuen();
|
nkeynes@388 | 3267 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@388 | 3268 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@527 | 3269 | JNE_rel8( CALL_FUNC2_SIZE + 9, doubleprec );
|
nkeynes@388 | 3270 | load_fr_bank( R_ECX );
|
nkeynes@388 | 3271 | ADD_imm8s_r32( (FRn&0x0E)<<2, R_ECX );
|
nkeynes@388 | 3272 | load_spreg( R_EDX, R_FPUL );
|
nkeynes@388 | 3273 | call_func2( sh4_fsca, R_EDX, R_ECX );
|
nkeynes@388 | 3274 | JMP_TARGET(doubleprec);
|
nkeynes@417 | 3275 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3276 | }
|
nkeynes@359 | 3277 | break;
|
nkeynes@359 | 3278 | case 0x1:
|
nkeynes@359 | 3279 | switch( (ir&0x200) >> 9 ) {
|
nkeynes@359 | 3280 | case 0x0:
|
nkeynes@359 | 3281 | { /* FTRV XMTRX, FVn */
|
nkeynes@359 | 3282 | uint32_t FVn = ((ir>>10)&0x3);
|
nkeynes@377 | 3283 | check_fpuen();
|
nkeynes@388 | 3284 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@388 | 3285 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@527 | 3286 | JNE_rel8( 18 + CALL_FUNC2_SIZE, doubleprec );
|
nkeynes@388 | 3287 | load_fr_bank( R_EDX ); // 3
|
nkeynes@388 | 3288 | ADD_imm8s_r32( FVn<<4, R_EDX ); // 3
|
nkeynes@388 | 3289 | load_xf_bank( R_ECX ); // 12
|
nkeynes@388 | 3290 | call_func2( sh4_ftrv, R_EDX, R_ECX ); // 12
|
nkeynes@388 | 3291 | JMP_TARGET(doubleprec);
|
nkeynes@417 | 3292 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3293 | }
|
nkeynes@359 | 3294 | break;
|
nkeynes@359 | 3295 | case 0x1:
|
nkeynes@359 | 3296 | switch( (ir&0xC00) >> 10 ) {
|
nkeynes@359 | 3297 | case 0x0:
|
nkeynes@359 | 3298 | { /* FSCHG */
|
nkeynes@377 | 3299 | check_fpuen();
|
nkeynes@377 | 3300 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3301 | XOR_imm32_r32( FPSCR_SZ, R_ECX );
|
nkeynes@377 | 3302 | store_spreg( R_ECX, R_FPSCR );
|
nkeynes@417 | 3303 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3304 | }
|
nkeynes@359 | 3305 | break;
|
nkeynes@359 | 3306 | case 0x2:
|
nkeynes@359 | 3307 | { /* FRCHG */
|
nkeynes@377 | 3308 | check_fpuen();
|
nkeynes@377 | 3309 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3310 | XOR_imm32_r32( FPSCR_FR, R_ECX );
|
nkeynes@377 | 3311 | store_spreg( R_ECX, R_FPSCR );
|
nkeynes@386 | 3312 | update_fr_bank( R_ECX );
|
nkeynes@417 | 3313 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3314 | }
|
nkeynes@359 | 3315 | break;
|
nkeynes@359 | 3316 | case 0x3:
|
nkeynes@359 | 3317 | { /* UNDEF */
|
nkeynes@374 | 3318 | if( sh4_x86.in_delay_slot ) {
|
nkeynes@386 | 3319 | SLOTILLEGAL();
|
nkeynes@374 | 3320 | } else {
|
nkeynes@559 | 3321 | JMP_exc(EXC_ILLEGAL);
|
nkeynes@408 | 3322 | return 2;
|
nkeynes@374 | 3323 | }
|
nkeynes@359 | 3324 | }
|
nkeynes@359 | 3325 | break;
|
nkeynes@359 | 3326 | default:
|
nkeynes@359 | 3327 | UNDEF();
|
nkeynes@359 | 3328 | break;
|
nkeynes@359 | 3329 | }
|
nkeynes@359 | 3330 | break;
|
nkeynes@359 | 3331 | }
|
nkeynes@359 | 3332 | break;
|
nkeynes@359 | 3333 | }
|
nkeynes@359 | 3334 | break;
|
nkeynes@359 | 3335 | default:
|
nkeynes@359 | 3336 | UNDEF();
|
nkeynes@359 | 3337 | break;
|
nkeynes@359 | 3338 | }
|
nkeynes@359 | 3339 | break;
|
nkeynes@359 | 3340 | case 0xE:
|
nkeynes@359 | 3341 | { /* FMAC FR0, FRm, FRn */
|
nkeynes@359 | 3342 | uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
|
nkeynes@377 | 3343 | check_fpuen();
|
nkeynes@377 | 3344 | load_spreg( R_ECX, R_FPSCR );
|
nkeynes@377 | 3345 | load_spreg( R_EDX, REG_OFFSET(fr_bank));
|
nkeynes@377 | 3346 | TEST_imm32_r32( FPSCR_PR, R_ECX );
|
nkeynes@380 | 3347 | JNE_rel8(18, doubleprec);
|
nkeynes@377 | 3348 | push_fr( R_EDX, 0 );
|
nkeynes@377 | 3349 | push_fr( R_EDX, FRm );
|
nkeynes@377 | 3350 | FMULP_st(1);
|
nkeynes@377 | 3351 | push_fr( R_EDX, FRn );
|
nkeynes@377 | 3352 | FADDP_st(1);
|
nkeynes@377 | 3353 | pop_fr( R_EDX, FRn );
|
nkeynes@380 | 3354 | JMP_rel8(16, end);
|
nkeynes@380 | 3355 | JMP_TARGET(doubleprec);
|
nkeynes@377 | 3356 | push_dr( R_EDX, 0 );
|
nkeynes@377 | 3357 | push_dr( R_EDX, FRm );
|
nkeynes@377 | 3358 | FMULP_st(1);
|
nkeynes@377 | 3359 | push_dr( R_EDX, FRn );
|
nkeynes@377 | 3360 | FADDP_st(1);
|
nkeynes@377 | 3361 | pop_dr( R_EDX, FRn );
|
nkeynes@380 | 3362 | JMP_TARGET(end);
|
nkeynes@417 | 3363 | sh4_x86.tstate = TSTATE_NONE;
|
nkeynes@359 | 3364 | }
|
nkeynes@359 | 3365 | break;
|
nkeynes@359 | 3366 | default:
|
nkeynes@359 | 3367 | UNDEF();
|
nkeynes@359 | 3368 | break;
|
nkeynes@359 | 3369 | }
|
nkeynes@359 | 3370 | break;
|
nkeynes@359 | 3371 | }
|
nkeynes@359 | 3372 |
|
nkeynes@416 | 3373 | sh4_x86.in_delay_slot = FALSE;
|
nkeynes@359 | 3374 | return 0;
|
nkeynes@359 | 3375 | }
|