lxdream.org :: lxdream/src/sh4/sh4core.c r671:a530ea88eebd (annotated)

tree revision 671:a530ea88eebd

filename	src/sh4/sh4core.c
changeset	671:a530ea88eebd
prev	669:ab344e42bca9
next	732:f05753bbe723
author	nkeynes
date	Thu May 15 10:22:39 2008 +0000 (15 years ago)
permissions	-rw-r--r--
last change	Permanently add SH4 instruction statistics tracking (enabled with --enable-sh4stats)

file

annotate

diff

log

raw

nkeynes@23	1	/**
nkeynes@586	2	* $Id$
nkeynes@23	3	*
nkeynes@23	4	* SH4 emulation core, and parent module for all the SH4 peripheral
nkeynes@23	5	* modules.
nkeynes@23	6	*
nkeynes@23	7	* Copyright (c) 2005 Nathan Keynes.
nkeynes@23	8	*
nkeynes@23	9	* This program is free software; you can redistribute it and/or modify
nkeynes@23	10	* it under the terms of the GNU General Public License as published by
nkeynes@23	11	* the Free Software Foundation; either version 2 of the License, or
nkeynes@23	12	* (at your option) any later version.
nkeynes@23	13	*
nkeynes@23	14	* This program is distributed in the hope that it will be useful,
nkeynes@23	15	* but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@23	16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
nkeynes@23	17	* GNU General Public License for more details.
nkeynes@23	18	*/
nkeynes@23	19
nkeynes@35	20	#define MODULE sh4_module
nkeynes@586	21	#include <assert.h>
nkeynes@1	22	#include <math.h>
nkeynes@1	23	#include "dream.h"
nkeynes@430	24	#include "dreamcast.h"
nkeynes@430	25	#include "eventq.h"
nkeynes@430	26	#include "mem.h"
nkeynes@430	27	#include "clock.h"
nkeynes@430	28	#include "syscall.h"
nkeynes@84	29	#include "sh4/sh4core.h"
nkeynes@84	30	#include "sh4/sh4mmio.h"
nkeynes@671	31	#include "sh4/sh4stat.h"
nkeynes@84	32	#include "sh4/intc.h"
nkeynes@1	33
nkeynes@157	34	#define SH4_CALLTRACE 1
nkeynes@157	35
nkeynes@123	36	#define MAX_INT 0x7FFFFFFF
nkeynes@123	37	#define MIN_INT 0x80000000
nkeynes@123	38	#define MAX_INTF 2147483647.0
nkeynes@123	39	#define MIN_INTF -2147483648.0
nkeynes@123	40
nkeynes@23	41	/******************** SH4 Module Definition **************************/
nkeynes@23	42
nkeynes@30	43	uint32_t sh4_run_slice( uint32_t nanosecs )
nkeynes@1	44	{
nkeynes@23	45	int i;
nkeynes@265	46	sh4r.slice_cycle = 0;
nkeynes@23	47
nkeynes@27	48	if( sh4r.sh4_state != SH4_STATE_RUNNING ) {
nkeynes@617	49	sh4_sleep_run_slice(nanosecs);
nkeynes@23	50	}
nkeynes@27	51
nkeynes@235	52	if( sh4_breakpoint_count == 0 ) {
nkeynes@265	53	for( ; sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@265	54	if( SH4_EVENT_PENDING() ) {
nkeynes@265	55	if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@265	56	event_execute();
nkeynes@265	57	}
nkeynes@265	58	/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@265	59	if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@265	60	sh4_accept_interrupt();
nkeynes@265	61	}
nkeynes@265	62	}
nkeynes@235	63	if( !sh4_execute_instruction() ) {
nkeynes@43	64	break;
nkeynes@43	65	}
nkeynes@43	66	}
nkeynes@235	67	} else {
nkeynes@265	68	for( ;sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@265	69	if( SH4_EVENT_PENDING() ) {
nkeynes@265	70	if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@265	71	event_execute();
nkeynes@265	72	}
nkeynes@265	73	/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@265	74	if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@265	75	sh4_accept_interrupt();
nkeynes@265	76	}
nkeynes@265	77	}
nkeynes@265	78
nkeynes@235	79	if( !sh4_execute_instruction() )
nkeynes@235	80	break;
nkeynes@235	81	#ifdef ENABLE_DEBUG_MODE
nkeynes@235	82	for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@235	83	if( sh4_breakpoints[i].address == sh4r.pc ) {
nkeynes@235	84	break;
nkeynes@235	85	}
nkeynes@235	86	}
nkeynes@235	87	if( i != sh4_breakpoint_count ) {
nkeynes@235	88	dreamcast_stop();
nkeynes@235	89	if( sh4_breakpoints[i].type == BREAK_ONESHOT )
nkeynes@235	90	sh4_clear_breakpoint( sh4r.pc, BREAK_ONESHOT );
nkeynes@235	91	break;
nkeynes@235	92	}
nkeynes@235	93	#endif
nkeynes@43	94	}
nkeynes@27	95	}
nkeynes@30	96
nkeynes@30	97	/* If we aborted early, but the cpu is still technically running,
nkeynes@30	98	* we're doing a hard abort - cut the timeslice back to what we
nkeynes@30	99	* actually executed
nkeynes@30	100	*/
nkeynes@53	101	if( sh4r.slice_cycle != nanosecs && sh4r.sh4_state == SH4_STATE_RUNNING ) {
nkeynes@53	102	nanosecs = sh4r.slice_cycle;
nkeynes@27	103	}
nkeynes@27	104	if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
nkeynes@30	105	TMU_run_slice( nanosecs );
nkeynes@30	106	SCIF_run_slice( nanosecs );
nkeynes@27	107	}
nkeynes@30	108	return nanosecs;
nkeynes@1	109	}
nkeynes@1	110
nkeynes@23	111	/******************** SH4 emulation core **************************/
nkeynes@23	112
nkeynes@246	113	#define UNDEF(ir) return sh4_raise_slot_exception(EXC_ILLEGAL, EXC_SLOT_ILLEGAL)
nkeynes@27	114	#define UNIMP(ir) do{ ERROR( "Halted on unimplemented instruction at %08x, opcode = %04x", sh4r.pc, ir ); dreamcast_stop(); return FALSE; }while(0)
nkeynes@1	115
nkeynes@157	116	#if(SH4_CALLTRACE == 1)
nkeynes@157	117	#define MAX_CALLSTACK 32
nkeynes@157	118	static struct call_stack {
nkeynes@157	119	sh4addr_t call_addr;
nkeynes@157	120	sh4addr_t target_addr;
nkeynes@157	121	sh4addr_t stack_pointer;
nkeynes@157	122	} call_stack[MAX_CALLSTACK];
nkeynes@157	123
nkeynes@157	124	static int call_stack_depth = 0;
nkeynes@157	125	int sh4_call_trace_on = 0;
nkeynes@157	126
nkeynes@430	127	static inline void trace_call( sh4addr_t source, sh4addr_t dest )
nkeynes@157	128	{
nkeynes@157	129	if( call_stack_depth < MAX_CALLSTACK ) {
nkeynes@157	130	call_stack[call_stack_depth].call_addr = source;
nkeynes@157	131	call_stack[call_stack_depth].target_addr = dest;
nkeynes@157	132	call_stack[call_stack_depth].stack_pointer = sh4r.r[15];
nkeynes@157	133	}
nkeynes@157	134	call_stack_depth++;
nkeynes@157	135	}
nkeynes@157	136
nkeynes@430	137	static inline void trace_return( sh4addr_t source, sh4addr_t dest )
nkeynes@157	138	{
nkeynes@157	139	if( call_stack_depth > 0 ) {
nkeynes@157	140	call_stack_depth--;
nkeynes@157	141	}
nkeynes@157	142	}
nkeynes@157	143
nkeynes@157	144	void fprint_stack_trace( FILE *f )
nkeynes@157	145	{
nkeynes@157	146	int i = call_stack_depth -1;
nkeynes@157	147	if( i >= MAX_CALLSTACK )
nkeynes@157	148	i = MAX_CALLSTACK - 1;
nkeynes@157	149	for( ; i >= 0; i-- ) {
nkeynes@157	150	fprintf( f, "%d. Call from %08X => %08X, SP=%08X\n",
nkeynes@157	151	(call_stack_depth - i), call_stack[i].call_addr,
nkeynes@157	152	call_stack[i].target_addr, call_stack[i].stack_pointer );
nkeynes@157	153	}
nkeynes@157	154	}
nkeynes@157	155
nkeynes@157	156	#define TRACE_CALL( source, dest ) trace_call(source, dest)
nkeynes@157	157	#define TRACE_RETURN( source, dest ) trace_return(source, dest)
nkeynes@157	158	#else
nkeynes@157	159	#define TRACE_CALL( dest, rts )
nkeynes@157	160	#define TRACE_RETURN( source, dest )
nkeynes@157	161	#endif
nkeynes@157	162
nkeynes@586	163	#define MEM_READ_BYTE( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_byte(memtmp); }
nkeynes@586	164	#define MEM_READ_WORD( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_word(memtmp); }
nkeynes@586	165	#define MEM_READ_LONG( addr, val ) memtmp = mmu_vma_to_phys_read(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { val = sh4_read_long(memtmp); }
nkeynes@586	166	#define MEM_WRITE_BYTE( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_byte(memtmp, val); }
nkeynes@586	167	#define MEM_WRITE_WORD( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_word(memtmp, val); }
nkeynes@586	168	#define MEM_WRITE_LONG( addr, val ) memtmp = mmu_vma_to_phys_write(addr); if( memtmp == MMU_VMA_ERROR ) { return TRUE; } else { sh4_write_long(memtmp, val); }
nkeynes@1	169
nkeynes@1	170	#define FP_WIDTH (IS_FPU_DOUBLESIZE() ? 8 : 4)
nkeynes@1	171
nkeynes@124	172	#define MEM_FP_READ( addr, reg ) sh4_read_float( addr, reg );
nkeynes@124	173	#define MEM_FP_WRITE( addr, reg ) sh4_write_float( addr, reg );
nkeynes@84	174
nkeynes@246	175	#define CHECKPRIV() if( !IS_SH4_PRIVMODE() ) return sh4_raise_slot_exception( EXC_ILLEGAL, EXC_SLOT_ILLEGAL )
nkeynes@367	176	#define CHECKRALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367	177	#define CHECKRALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367	178	#define CHECKWALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@367	179	#define CHECKWALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@208	180
nkeynes@367	181	#define CHECKFPUEN() if( !IS_FPU_ENABLED() ) { if( ir == 0xFFFD ) { UNDEF(ir); } else { return sh4_raise_slot_exception( EXC_FPU_DISABLED, EXC_SLOT_FPU_DISABLED ); } }
nkeynes@84	182	#define CHECKDEST(p) if( (p) == 0 ) { ERROR( "%08X: Branch/jump to NULL, CPU halted", sh4r.pc ); dreamcast_stop(); return FALSE; }
nkeynes@246	183	#define CHECKSLOTILLEGAL() if(sh4r.in_delay_slot) return sh4_raise_exception(EXC_SLOT_ILLEGAL)
nkeynes@1	184
nkeynes@124	185	static void sh4_write_float( uint32_t addr, int reg )
nkeynes@124	186	{
nkeynes@124	187	if( IS_FPU_DOUBLESIZE() ) {
nkeynes@124	188	if( reg & 1 ) {
nkeynes@124	189	sh4_write_long( addr, ((uint32_t )&XF((reg)&0x0E)) );
nkeynes@124	190	sh4_write_long( addr+4, ((uint32_t )&XF(reg)) );
nkeynes@124	191	} else {
nkeynes@124	192	sh4_write_long( addr, ((uint32_t )&FR(reg)) );
nkeynes@124	193	sh4_write_long( addr+4, ((uint32_t )&FR((reg)\|0x01)) );
nkeynes@124	194	}
nkeynes@124	195	} else {
nkeynes@124	196	sh4_write_long( addr, ((uint32_t )&FR((reg))) );
nkeynes@124	197	}
nkeynes@124	198	}
nkeynes@124	199
nkeynes@124	200	static void sh4_read_float( uint32_t addr, int reg )
nkeynes@124	201	{
nkeynes@124	202	if( IS_FPU_DOUBLESIZE() ) {
nkeynes@124	203	if( reg & 1 ) {
nkeynes@124	204	((uint32_t )&XF((reg) & 0x0E)) = sh4_read_long(addr);
nkeynes@124	205	((uint32_t )&XF(reg)) = sh4_read_long(addr+4);
nkeynes@124	206	} else {
nkeynes@124	207	((uint32_t )&FR(reg)) = sh4_read_long(addr);
nkeynes@124	208	((uint32_t )&FR((reg) \| 0x01)) = sh4_read_long(addr+4);
nkeynes@124	209	}
nkeynes@124	210	} else {
nkeynes@124	211	((uint32_t )&FR(reg)) = sh4_read_long(addr);
nkeynes@124	212	}
nkeynes@124	213	}
nkeynes@124	214
nkeynes@27	215	gboolean sh4_execute_instruction( void )
nkeynes@1	216	{
nkeynes@84	217	uint32_t pc;
nkeynes@2	218	unsigned short ir;
nkeynes@1	219	uint32_t tmp;
nkeynes@123	220	float ftmp;
nkeynes@123	221	double dtmp;
nkeynes@586	222	int64_t memtmp; // temporary holder for memory reads
nkeynes@1	223
nkeynes@1	224	#define R0 sh4r.r[0]
nkeynes@2	225	pc = sh4r.pc;
nkeynes@84	226	if( pc > 0xFFFFFF00 ) {
nkeynes@84	227	/* SYSCALL Magic */
nkeynes@102	228	syscall_invoke( pc );
nkeynes@104	229	sh4r.in_delay_slot = 0;
nkeynes@84	230	pc = sh4r.pc = sh4r.pr;
nkeynes@84	231	sh4r.new_pc = sh4r.pc + 2;
nkeynes@671	232	return TRUE;
nkeynes@84	233	}
nkeynes@208	234	CHECKRALIGN16(pc);
nkeynes@235	235
nkeynes@671	236	#ifdef ENABLE_SH4STATS
nkeynes@671	237	sh4_stats_add_by_pc(sh4r.pc);
nkeynes@671	238	#endif
nkeynes@671	239
nkeynes@235	240	/* Read instruction */
nkeynes@586	241	if( !IS_IN_ICACHE(pc) ) {
nkeynes@586	242	if( !mmu_update_icache(pc) ) {
nkeynes@586	243	// Fault - look for the fault handler
nkeynes@586	244	if( !mmu_update_icache(sh4r.pc) ) {
nkeynes@586	245	// double fault - halt
nkeynes@586	246	ERROR( "Double fault - halting" );
nkeynes@586	247	dreamcast_stop();
nkeynes@586	248	return FALSE;
nkeynes@586	249	}
nkeynes@235	250	}
nkeynes@586	251	pc = sh4r.pc;
nkeynes@235	252	}
nkeynes@586	253	assert( IS_IN_ICACHE(pc) );
nkeynes@586	254	ir = (uint16_t )GET_ICACHE_PTR(sh4r.pc);
nkeynes@359	255	switch( (ir&0xF000) >> 12 ) {
nkeynes@359	256	case 0x0:
nkeynes@359	257	switch( ir&0xF ) {
nkeynes@359	258	case 0x2:
nkeynes@359	259	switch( (ir&0x80) >> 7 ) {
nkeynes@359	260	case 0x0:
nkeynes@359	261	switch( (ir&0x70) >> 4 ) {
nkeynes@359	262	case 0x0:
nkeynes@359	263	{ /* STC SR, Rn */
nkeynes@359	264	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	265	CHECKPRIV();
nkeynes@359	266	sh4r.r[Rn] = sh4_read_sr();
nkeynes@359	267	}
nkeynes@359	268	break;
nkeynes@359	269	case 0x1:
nkeynes@359	270	{ /* STC GBR, Rn */
nkeynes@359	271	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	272	sh4r.r[Rn] = sh4r.gbr;
nkeynes@359	273	}
nkeynes@359	274	break;
nkeynes@359	275	case 0x2:
nkeynes@359	276	{ /* STC VBR, Rn */
nkeynes@359	277	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	278	CHECKPRIV();
nkeynes@359	279	sh4r.r[Rn] = sh4r.vbr;
nkeynes@359	280	}
nkeynes@359	281	break;
nkeynes@359	282	case 0x3:
nkeynes@359	283	{ /* STC SSR, Rn */
nkeynes@359	284	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	285	CHECKPRIV();
nkeynes@359	286	sh4r.r[Rn] = sh4r.ssr;
nkeynes@359	287	}
nkeynes@359	288	break;
nkeynes@359	289	case 0x4:
nkeynes@359	290	{ /* STC SPC, Rn */
nkeynes@359	291	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	292	CHECKPRIV();
nkeynes@359	293	sh4r.r[Rn] = sh4r.spc;
nkeynes@359	294	}
nkeynes@359	295	break;
nkeynes@359	296	default:
nkeynes@359	297	UNDEF();
nkeynes@359	298	break;
nkeynes@359	299	}
nkeynes@359	300	break;
nkeynes@359	301	case 0x1:
nkeynes@359	302	{ /* STC Rm_BANK, Rn */
nkeynes@359	303	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
nkeynes@359	304	CHECKPRIV();
nkeynes@359	305	sh4r.r[Rn] = sh4r.r_bank[Rm_BANK];
nkeynes@359	306	}
nkeynes@359	307	break;
nkeynes@359	308	}
nkeynes@359	309	break;
nkeynes@359	310	case 0x3:
nkeynes@359	311	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	312	case 0x0:
nkeynes@359	313	{ /* BSRF Rn */
nkeynes@359	314	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	315	CHECKSLOTILLEGAL();
nkeynes@359	316	CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359	317	sh4r.in_delay_slot = 1;
nkeynes@359	318	sh4r.pr = sh4r.pc + 4;
nkeynes@359	319	sh4r.pc = sh4r.new_pc;
nkeynes@359	320	sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359	321	TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359	322	return TRUE;
nkeynes@359	323	}
nkeynes@359	324	break;
nkeynes@359	325	case 0x2:
nkeynes@359	326	{ /* BRAF Rn */
nkeynes@359	327	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	328	CHECKSLOTILLEGAL();
nkeynes@359	329	CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359	330	sh4r.in_delay_slot = 1;
nkeynes@359	331	sh4r.pc = sh4r.new_pc;
nkeynes@359	332	sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359	333	return TRUE;
nkeynes@359	334	}
nkeynes@359	335	break;
nkeynes@359	336	case 0x8:
nkeynes@359	337	{ /* PREF @Rn */
nkeynes@359	338	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	339	tmp = sh4r.r[Rn];
nkeynes@359	340	if( (tmp & 0xFC000000) == 0xE0000000 ) {
nkeynes@369	341	sh4_flush_store_queue(tmp);
nkeynes@359	342	}
nkeynes@359	343	}
nkeynes@359	344	break;
nkeynes@359	345	case 0x9:
nkeynes@359	346	{ /* OCBI @Rn */
nkeynes@359	347	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	348	}
nkeynes@359	349	break;
nkeynes@359	350	case 0xA:
nkeynes@359	351	{ /* OCBP @Rn */
nkeynes@359	352	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	353	}
nkeynes@359	354	break;
nkeynes@359	355	case 0xB:
nkeynes@359	356	{ /* OCBWB @Rn */
nkeynes@359	357	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	358	}
nkeynes@359	359	break;
nkeynes@359	360	case 0xC:
nkeynes@359	361	{ /* MOVCA.L R0, @Rn */
nkeynes@359	362	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	363	tmp = sh4r.r[Rn];
nkeynes@359	364	CHECKWALIGN32(tmp);
nkeynes@359	365	MEM_WRITE_LONG( tmp, R0 );
nkeynes@359	366	}
nkeynes@359	367	break;
nkeynes@359	368	default:
nkeynes@359	369	UNDEF();
nkeynes@359	370	break;
nkeynes@359	371	}
nkeynes@359	372	break;
nkeynes@359	373	case 0x4:
nkeynes@359	374	{ /* MOV.B Rm, @(R0, Rn) */
nkeynes@359	375	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	376	MEM_WRITE_BYTE( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	377	}
nkeynes@359	378	break;
nkeynes@359	379	case 0x5:
nkeynes@359	380	{ /* MOV.W Rm, @(R0, Rn) */
nkeynes@359	381	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	382	CHECKWALIGN16( R0 + sh4r.r[Rn] );
nkeynes@359	383	MEM_WRITE_WORD( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	384	}
nkeynes@359	385	break;
nkeynes@359	386	case 0x6:
nkeynes@359	387	{ /* MOV.L Rm, @(R0, Rn) */
nkeynes@359	388	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	389	CHECKWALIGN32( R0 + sh4r.r[Rn] );
nkeynes@359	390	MEM_WRITE_LONG( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	391	}
nkeynes@359	392	break;
nkeynes@359	393	case 0x7:
nkeynes@359	394	{ /* MUL.L Rm, Rn */
nkeynes@359	395	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	396	sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) \|
nkeynes@359	397	(sh4r.r[Rm] * sh4r.r[Rn]);
nkeynes@359	398	}
nkeynes@359	399	break;
nkeynes@359	400	case 0x8:
nkeynes@359	401	switch( (ir&0xFF0) >> 4 ) {
nkeynes@359	402	case 0x0:
nkeynes@359	403	{ /* CLRT */
nkeynes@359	404	sh4r.t = 0;
nkeynes@359	405	}
nkeynes@359	406	break;
nkeynes@359	407	case 0x1:
nkeynes@359	408	{ /* SETT */
nkeynes@359	409	sh4r.t = 1;
nkeynes@359	410	}
nkeynes@359	411	break;
nkeynes@359	412	case 0x2:
nkeynes@359	413	{ /* CLRMAC */
nkeynes@359	414	sh4r.mac = 0;
nkeynes@359	415	}
nkeynes@359	416	break;
nkeynes@359	417	case 0x3:
nkeynes@359	418	{ /* LDTLB */
nkeynes@550	419	MMU_ldtlb();
nkeynes@359	420	}
nkeynes@359	421	break;
nkeynes@359	422	case 0x4:
nkeynes@359	423	{ /* CLRS */
nkeynes@359	424	sh4r.s = 0;
nkeynes@359	425	}
nkeynes@359	426	break;
nkeynes@359	427	case 0x5:
nkeynes@359	428	{ /* SETS */
nkeynes@359	429	sh4r.s = 1;
nkeynes@359	430	}
nkeynes@359	431	break;
nkeynes@359	432	default:
nkeynes@359	433	UNDEF();
nkeynes@359	434	break;
nkeynes@359	435	}
nkeynes@359	436	break;
nkeynes@359	437	case 0x9:
nkeynes@359	438	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	439	case 0x0:
nkeynes@359	440	{ /* NOP */
nkeynes@359	441	/* NOP */
nkeynes@359	442	}
nkeynes@359	443	break;
nkeynes@359	444	case 0x1:
nkeynes@359	445	{ /* DIV0U */
nkeynes@359	446	sh4r.m = sh4r.q = sh4r.t = 0;
nkeynes@359	447	}
nkeynes@359	448	break;
nkeynes@359	449	case 0x2:
nkeynes@359	450	{ /* MOVT Rn */
nkeynes@359	451	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	452	sh4r.r[Rn] = sh4r.t;
nkeynes@359	453	}
nkeynes@359	454	break;
nkeynes@359	455	default:
nkeynes@359	456	UNDEF();
nkeynes@359	457	break;
nkeynes@359	458	}
nkeynes@359	459	break;
nkeynes@359	460	case 0xA:
nkeynes@359	461	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	462	case 0x0:
nkeynes@359	463	{ /* STS MACH, Rn */
nkeynes@359	464	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	465	sh4r.r[Rn] = (sh4r.mac>>32);
nkeynes@359	466	}
nkeynes@359	467	break;
nkeynes@359	468	case 0x1:
nkeynes@359	469	{ /* STS MACL, Rn */
nkeynes@359	470	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	471	sh4r.r[Rn] = (uint32_t)sh4r.mac;
nkeynes@359	472	}
nkeynes@359	473	break;
nkeynes@359	474	case 0x2:
nkeynes@359	475	{ /* STS PR, Rn */
nkeynes@359	476	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	477	sh4r.r[Rn] = sh4r.pr;
nkeynes@359	478	}
nkeynes@359	479	break;
nkeynes@359	480	case 0x3:
nkeynes@359	481	{ /* STC SGR, Rn */
nkeynes@359	482	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	483	CHECKPRIV();
nkeynes@359	484	sh4r.r[Rn] = sh4r.sgr;
nkeynes@359	485	}
nkeynes@359	486	break;
nkeynes@359	487	case 0x5:
nkeynes@359	488	{ /* STS FPUL, Rn */
nkeynes@359	489	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@626	490	CHECKFPUEN();
nkeynes@669	491	sh4r.r[Rn] = FPULi;
nkeynes@359	492	}
nkeynes@359	493	break;
nkeynes@359	494	case 0x6:
nkeynes@359	495	{ /* STS FPSCR, Rn */
nkeynes@359	496	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@626	497	CHECKFPUEN();
nkeynes@359	498	sh4r.r[Rn] = sh4r.fpscr;
nkeynes@359	499	}
nkeynes@359	500	break;
nkeynes@359	501	case 0xF:
nkeynes@359	502	{ /* STC DBR, Rn */
nkeynes@359	503	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	504	CHECKPRIV(); sh4r.r[Rn] = sh4r.dbr;
nkeynes@359	505	}
nkeynes@359	506	break;
nkeynes@359	507	default:
nkeynes@359	508	UNDEF();
nkeynes@359	509	break;
nkeynes@359	510	}
nkeynes@359	511	break;
nkeynes@359	512	case 0xB:
nkeynes@359	513	switch( (ir&0xFF0) >> 4 ) {
nkeynes@359	514	case 0x0:
nkeynes@359	515	{ /* RTS */
nkeynes@359	516	CHECKSLOTILLEGAL();
nkeynes@359	517	CHECKDEST( sh4r.pr );
nkeynes@359	518	sh4r.in_delay_slot = 1;
nkeynes@359	519	sh4r.pc = sh4r.new_pc;
nkeynes@359	520	sh4r.new_pc = sh4r.pr;
nkeynes@359	521	TRACE_RETURN( pc, sh4r.new_pc );
nkeynes@359	522	return TRUE;
nkeynes@359	523	}
nkeynes@359	524	break;
nkeynes@359	525	case 0x1:
nkeynes@359	526	{ /* SLEEP */
nkeynes@359	527	if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
nkeynes@359	528	sh4r.sh4_state = SH4_STATE_STANDBY;
nkeynes@359	529	} else {
nkeynes@359	530	sh4r.sh4_state = SH4_STATE_SLEEP;
nkeynes@359	531	}
nkeynes@359	532	return FALSE; /* Halt CPU */
nkeynes@359	533	}
nkeynes@359	534	break;
nkeynes@359	535	case 0x2:
nkeynes@359	536	{ /* RTE */
nkeynes@359	537	CHECKPRIV();
nkeynes@359	538	CHECKDEST( sh4r.spc );
nkeynes@359	539	CHECKSLOTILLEGAL();
nkeynes@359	540	sh4r.in_delay_slot = 1;
nkeynes@359	541	sh4r.pc = sh4r.new_pc;
nkeynes@359	542	sh4r.new_pc = sh4r.spc;
nkeynes@374	543	sh4_write_sr( sh4r.ssr );
nkeynes@359	544	return TRUE;
nkeynes@359	545	}
nkeynes@359	546	break;
nkeynes@359	547	default:
nkeynes@359	548	UNDEF();
nkeynes@359	549	break;
nkeynes@359	550	}
nkeynes@359	551	break;
nkeynes@359	552	case 0xC:
nkeynes@359	553	{ /* MOV.B @(R0, Rm), Rn */
nkeynes@359	554	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	555	MEM_READ_BYTE( R0 + sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	556	}
nkeynes@359	557	break;
nkeynes@359	558	case 0xD:
nkeynes@359	559	{ /* MOV.W @(R0, Rm), Rn */
nkeynes@359	560	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	561	CHECKRALIGN16( R0 + sh4r.r[Rm] );
nkeynes@586	562	MEM_READ_WORD( R0 + sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	563	}
nkeynes@359	564	break;
nkeynes@359	565	case 0xE:
nkeynes@359	566	{ /* MOV.L @(R0, Rm), Rn */
nkeynes@359	567	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	568	CHECKRALIGN32( R0 + sh4r.r[Rm] );
nkeynes@586	569	MEM_READ_LONG( R0 + sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	570	}
nkeynes@359	571	break;
nkeynes@359	572	case 0xF:
nkeynes@359	573	{ /* MAC.L @Rm+, @Rn+ */
nkeynes@359	574	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@587	575	int64_t tmpl;
nkeynes@587	576	if( Rm == Rn ) {
nkeynes@587	577	CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@587	578	MEM_READ_LONG(sh4r.r[Rn], tmp);
nkeynes@587	579	tmpl = SIGNEXT32(tmp);
nkeynes@587	580	MEM_READ_LONG(sh4r.r[Rn]+4, tmp);
nkeynes@587	581	tmpl = tmpl * SIGNEXT32(tmp) + sh4r.mac;
nkeynes@587	582	sh4r.r[Rn] += 8;
nkeynes@587	583	} else {
nkeynes@587	584	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@587	585	CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@587	586	MEM_READ_LONG(sh4r.r[Rn], tmp);
nkeynes@587	587	tmpl = SIGNEXT32(tmp);
nkeynes@587	588	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@587	589	tmpl = tmpl * SIGNEXT32(tmp) + sh4r.mac;
nkeynes@587	590	sh4r.r[Rn] += 4;
nkeynes@587	591	sh4r.r[Rm] += 4;
nkeynes@587	592	}
nkeynes@359	593	if( sh4r.s ) {
nkeynes@359	594	/* 48-bit Saturation. Yuch */
nkeynes@359	595	if( tmpl < (int64_t)0xFFFF800000000000LL )
nkeynes@359	596	tmpl = 0xFFFF800000000000LL;
nkeynes@359	597	else if( tmpl > (int64_t)0x00007FFFFFFFFFFFLL )
nkeynes@359	598	tmpl = 0x00007FFFFFFFFFFFLL;
nkeynes@359	599	}
nkeynes@359	600	sh4r.mac = tmpl;
nkeynes@359	601	}
nkeynes@359	602	break;
nkeynes@359	603	default:
nkeynes@359	604	UNDEF();
nkeynes@359	605	break;
nkeynes@359	606	}
nkeynes@359	607	break;
nkeynes@359	608	case 0x1:
nkeynes@359	609	{ /* MOV.L Rm, @(disp, Rn) */
nkeynes@359	610	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
nkeynes@359	611	tmp = sh4r.r[Rn] + disp;
nkeynes@359	612	CHECKWALIGN32( tmp );
nkeynes@359	613	MEM_WRITE_LONG( tmp, sh4r.r[Rm] );
nkeynes@359	614	}
nkeynes@359	615	break;
nkeynes@359	616	case 0x2:
nkeynes@359	617	switch( ir&0xF ) {
nkeynes@359	618	case 0x0:
nkeynes@359	619	{ /* MOV.B Rm, @Rn */
nkeynes@359	620	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	621	MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	622	}
nkeynes@359	623	break;
nkeynes@359	624	case 0x1:
nkeynes@359	625	{ /* MOV.W Rm, @Rn */
nkeynes@359	626	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	627	CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	628	}
nkeynes@359	629	break;
nkeynes@359	630	case 0x2:
nkeynes@359	631	{ /* MOV.L Rm, @Rn */
nkeynes@359	632	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	633	CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359	634	}
nkeynes@359	635	break;
nkeynes@359	636	case 0x4:
nkeynes@359	637	{ /* MOV.B Rm, @-Rn */
nkeynes@359	638	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@587	639	MEM_WRITE_BYTE( sh4r.r[Rn]-1, sh4r.r[Rm] ); sh4r.r[Rn]--;
nkeynes@359	640	}
nkeynes@359	641	break;
nkeynes@359	642	case 0x5:
nkeynes@359	643	{ /* MOV.W Rm, @-Rn */
nkeynes@359	644	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@587	645	CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn]-2, sh4r.r[Rm] ); sh4r.r[Rn] -= 2;
nkeynes@359	646	}
nkeynes@359	647	break;
nkeynes@359	648	case 0x6:
nkeynes@359	649	{ /* MOV.L Rm, @-Rn */
nkeynes@359	650	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@587	651	CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.r[Rm] ); sh4r.r[Rn] -= 4;
nkeynes@359	652	}
nkeynes@359	653	break;
nkeynes@359	654	case 0x7:
nkeynes@359	655	{ /* DIV0S Rm, Rn */
nkeynes@359	656	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	657	sh4r.q = sh4r.r[Rn]>>31;
nkeynes@359	658	sh4r.m = sh4r.r[Rm]>>31;
nkeynes@359	659	sh4r.t = sh4r.q ^ sh4r.m;
nkeynes@359	660	}
nkeynes@359	661	break;
nkeynes@359	662	case 0x8:
nkeynes@359	663	{ /* TST Rm, Rn */
nkeynes@359	664	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	665	sh4r.t = (sh4r.r[Rn]&sh4r.r[Rm] ? 0 : 1);
nkeynes@359	666	}
nkeynes@359	667	break;
nkeynes@359	668	case 0x9:
nkeynes@359	669	{ /* AND Rm, Rn */
nkeynes@359	670	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	671	sh4r.r[Rn] &= sh4r.r[Rm];
nkeynes@359	672	}
nkeynes@359	673	break;
nkeynes@359	674	case 0xA:
nkeynes@359	675	{ /* XOR Rm, Rn */
nkeynes@359	676	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	677	sh4r.r[Rn] ^= sh4r.r[Rm];
nkeynes@359	678	}
nkeynes@359	679	break;
nkeynes@359	680	case 0xB:
nkeynes@359	681	{ /* OR Rm, Rn */
nkeynes@359	682	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	683	sh4r.r[Rn] \|= sh4r.r[Rm];
nkeynes@359	684	}
nkeynes@359	685	break;
nkeynes@359	686	case 0xC:
nkeynes@359	687	{ /* CMP/STR Rm, Rn */
nkeynes@359	688	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	689	/* set T = 1 if any byte in RM & RN is the same */
nkeynes@359	690	tmp = sh4r.r[Rm] ^ sh4r.r[Rn];
nkeynes@359	691	sh4r.t = ((tmp&0x000000FF)==0 \|\| (tmp&0x0000FF00)==0 \|\|
nkeynes@359	692	(tmp&0x00FF0000)==0 \|\| (tmp&0xFF000000)==0)?1:0;
nkeynes@359	693	}
nkeynes@359	694	break;
nkeynes@359	695	case 0xD:
nkeynes@359	696	{ /* XTRCT Rm, Rn */
nkeynes@359	697	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	698	sh4r.r[Rn] = (sh4r.r[Rn]>>16) \| (sh4r.r[Rm]<<16);
nkeynes@359	699	}
nkeynes@359	700	break;
nkeynes@359	701	case 0xE:
nkeynes@359	702	{ /* MULU.W Rm, Rn */
nkeynes@359	703	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	704	sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) \|
nkeynes@359	705	(uint32_t)((sh4r.r[Rm]&0xFFFF) * (sh4r.r[Rn]&0xFFFF));
nkeynes@359	706	}
nkeynes@359	707	break;
nkeynes@359	708	case 0xF:
nkeynes@359	709	{ /* MULS.W Rm, Rn */
nkeynes@359	710	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	711	sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) \|
nkeynes@359	712	(uint32_t)(SIGNEXT32(sh4r.r[Rm]&0xFFFF) * SIGNEXT32(sh4r.r[Rn]&0xFFFF));
nkeynes@359	713	}
nkeynes@359	714	break;
nkeynes@359	715	default:
nkeynes@359	716	UNDEF();
nkeynes@359	717	break;
nkeynes@359	718	}
nkeynes@359	719	break;
nkeynes@359	720	case 0x3:
nkeynes@359	721	switch( ir&0xF ) {
nkeynes@359	722	case 0x0:
nkeynes@359	723	{ /* CMP/EQ Rm, Rn */
nkeynes@359	724	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	725	sh4r.t = ( sh4r.r[Rm] == sh4r.r[Rn] ? 1 : 0 );
nkeynes@359	726	}
nkeynes@359	727	break;
nkeynes@359	728	case 0x2:
nkeynes@359	729	{ /* CMP/HS Rm, Rn */
nkeynes@359	730	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	731	sh4r.t = ( sh4r.r[Rn] >= sh4r.r[Rm] ? 1 : 0 );
nkeynes@359	732	}
nkeynes@359	733	break;
nkeynes@359	734	case 0x3:
nkeynes@359	735	{ /* CMP/GE Rm, Rn */
nkeynes@359	736	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	737	sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= ((int32_t)sh4r.r[Rm]) ? 1 : 0 );
nkeynes@359	738	}
nkeynes@359	739	break;
nkeynes@359	740	case 0x4:
nkeynes@359	741	{ /* DIV1 Rm, Rn */
nkeynes@359	742	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@384	743	/* This is derived from the sh4 manual with some simplifications */
nkeynes@359	744	uint32_t tmp0, tmp1, tmp2, dir;
nkeynes@359	745
nkeynes@359	746	dir = sh4r.q ^ sh4r.m;
nkeynes@359	747	sh4r.q = (sh4r.r[Rn] >> 31);
nkeynes@359	748	tmp2 = sh4r.r[Rm];
nkeynes@359	749	sh4r.r[Rn] = (sh4r.r[Rn] << 1) \| sh4r.t;
nkeynes@359	750	tmp0 = sh4r.r[Rn];
nkeynes@359	751	if( dir ) {
nkeynes@359	752	sh4r.r[Rn] += tmp2;
nkeynes@359	753	tmp1 = (sh4r.r[Rn]<tmp0 ? 1 : 0 );
nkeynes@359	754	} else {
nkeynes@359	755	sh4r.r[Rn] -= tmp2;
nkeynes@359	756	tmp1 = (sh4r.r[Rn]>tmp0 ? 1 : 0 );
nkeynes@359	757	}
nkeynes@359	758	sh4r.q ^= sh4r.m ^ tmp1;
nkeynes@359	759	sh4r.t = ( sh4r.q == sh4r.m ? 1 : 0 );
nkeynes@359	760	}
nkeynes@359	761	break;
nkeynes@359	762	case 0x5:
nkeynes@359	763	{ /* DMULU.L Rm, Rn */
nkeynes@359	764	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	765	sh4r.mac = ((uint64_t)sh4r.r[Rm]) * ((uint64_t)sh4r.r[Rn]);
nkeynes@359	766	}
nkeynes@359	767	break;
nkeynes@359	768	case 0x6:
nkeynes@359	769	{ /* CMP/HI Rm, Rn */
nkeynes@359	770	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	771	sh4r.t = ( sh4r.r[Rn] > sh4r.r[Rm] ? 1 : 0 );
nkeynes@359	772	}
nkeynes@359	773	break;
nkeynes@359	774	case 0x7:
nkeynes@359	775	{ /* CMP/GT Rm, Rn */
nkeynes@359	776	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	777	sh4r.t = ( ((int32_t)sh4r.r[Rn]) > ((int32_t)sh4r.r[Rm]) ? 1 : 0 );
nkeynes@359	778	}
nkeynes@359	779	break;
nkeynes@359	780	case 0x8:
nkeynes@359	781	{ /* SUB Rm, Rn */
nkeynes@359	782	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	783	sh4r.r[Rn] -= sh4r.r[Rm];
nkeynes@359	784	}
nkeynes@359	785	break;
nkeynes@359	786	case 0xA:
nkeynes@359	787	{ /* SUBC Rm, Rn */
nkeynes@359	788	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	789	tmp = sh4r.r[Rn];
nkeynes@359	790	sh4r.r[Rn] = sh4r.r[Rn] - sh4r.r[Rm] - sh4r.t;
nkeynes@359	791	sh4r.t = (sh4r.r[Rn] > tmp \|\| (sh4r.r[Rn] == tmp && sh4r.t == 1));
nkeynes@359	792	}
nkeynes@359	793	break;
nkeynes@359	794	case 0xB:
nkeynes@359	795	UNIMP(ir); /* SUBV Rm, Rn */
nkeynes@359	796	break;
nkeynes@359	797	case 0xC:
nkeynes@359	798	{ /* ADD Rm, Rn */
nkeynes@359	799	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	800	sh4r.r[Rn] += sh4r.r[Rm];
nkeynes@359	801	}
nkeynes@359	802	break;
nkeynes@359	803	case 0xD:
nkeynes@359	804	{ /* DMULS.L Rm, Rn */
nkeynes@359	805	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	806	sh4r.mac = SIGNEXT32(sh4r.r[Rm]) * SIGNEXT32(sh4r.r[Rn]);
nkeynes@359	807	}
nkeynes@359	808	break;
nkeynes@359	809	case 0xE:
nkeynes@359	810	{ /* ADDC Rm, Rn */
nkeynes@359	811	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	812	tmp = sh4r.r[Rn];
nkeynes@359	813	sh4r.r[Rn] += sh4r.r[Rm] + sh4r.t;
nkeynes@359	814	sh4r.t = ( sh4r.r[Rn] < tmp \|\| (sh4r.r[Rn] == tmp && sh4r.t != 0) ? 1 : 0 );
nkeynes@359	815	}
nkeynes@359	816	break;
nkeynes@359	817	case 0xF:
nkeynes@359	818	{ /* ADDV Rm, Rn */
nkeynes@359	819	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	820	tmp = sh4r.r[Rn] + sh4r.r[Rm];
nkeynes@359	821	sh4r.t = ( (sh4r.r[Rn]>>31) == (sh4r.r[Rm]>>31) && ((sh4r.r[Rn]>>31) != (tmp>>31)) );
nkeynes@359	822	sh4r.r[Rn] = tmp;
nkeynes@359	823	}
nkeynes@359	824	break;
nkeynes@359	825	default:
nkeynes@359	826	UNDEF();
nkeynes@359	827	break;
nkeynes@359	828	}
nkeynes@359	829	break;
nkeynes@359	830	case 0x4:
nkeynes@359	831	switch( ir&0xF ) {
nkeynes@359	832	case 0x0:
nkeynes@359	833	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	834	case 0x0:
nkeynes@359	835	{ /* SHLL Rn */
nkeynes@359	836	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	837	sh4r.t = sh4r.r[Rn] >> 31; sh4r.r[Rn] <<= 1;
nkeynes@359	838	}
nkeynes@359	839	break;
nkeynes@359	840	case 0x1:
nkeynes@359	841	{ /* DT Rn */
nkeynes@359	842	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	843	sh4r.r[Rn] --;
nkeynes@359	844	sh4r.t = ( sh4r.r[Rn] == 0 ? 1 : 0 );
nkeynes@359	845	}
nkeynes@359	846	break;
nkeynes@359	847	case 0x2:
nkeynes@359	848	{ /* SHAL Rn */
nkeynes@359	849	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	850	sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359	851	sh4r.r[Rn] <<= 1;
nkeynes@359	852	}
nkeynes@359	853	break;
nkeynes@359	854	default:
nkeynes@359	855	UNDEF();
nkeynes@359	856	break;
nkeynes@359	857	}
nkeynes@359	858	break;
nkeynes@359	859	case 0x1:
nkeynes@359	860	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	861	case 0x0:
nkeynes@359	862	{ /* SHLR Rn */
nkeynes@359	863	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	864	sh4r.t = sh4r.r[Rn] & 0x00000001; sh4r.r[Rn] >>= 1;
nkeynes@359	865	}
nkeynes@359	866	break;
nkeynes@359	867	case 0x1:
nkeynes@359	868	{ /* CMP/PZ Rn */
nkeynes@359	869	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	870	sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= 0 ? 1 : 0 );
nkeynes@359	871	}
nkeynes@359	872	break;
nkeynes@359	873	case 0x2:
nkeynes@359	874	{ /* SHAR Rn */
nkeynes@359	875	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	876	sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359	877	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 1;
nkeynes@359	878	}
nkeynes@359	879	break;
nkeynes@359	880	default:
nkeynes@359	881	UNDEF();
nkeynes@359	882	break;
nkeynes@359	883	}
nkeynes@359	884	break;
nkeynes@359	885	case 0x2:
nkeynes@359	886	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	887	case 0x0:
nkeynes@359	888	{ /* STS.L MACH, @-Rn */
nkeynes@359	889	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@587	890	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	891	MEM_WRITE_LONG( sh4r.r[Rn]-4, (sh4r.mac>>32) );
nkeynes@359	892	sh4r.r[Rn] -= 4;
nkeynes@359	893	}
nkeynes@359	894	break;
nkeynes@359	895	case 0x1:
nkeynes@359	896	{ /* STS.L MACL, @-Rn */
nkeynes@359	897	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@587	898	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	899	MEM_WRITE_LONG( sh4r.r[Rn]-4, (uint32_t)sh4r.mac );
nkeynes@359	900	sh4r.r[Rn] -= 4;
nkeynes@359	901	}
nkeynes@359	902	break;
nkeynes@359	903	case 0x2:
nkeynes@359	904	{ /* STS.L PR, @-Rn */
nkeynes@359	905	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@587	906	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	907	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.pr );
nkeynes@359	908	sh4r.r[Rn] -= 4;
nkeynes@359	909	}
nkeynes@359	910	break;
nkeynes@359	911	case 0x3:
nkeynes@359	912	{ /* STC.L SGR, @-Rn */
nkeynes@359	913	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	914	CHECKPRIV();
nkeynes@587	915	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	916	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.sgr );
nkeynes@359	917	sh4r.r[Rn] -= 4;
nkeynes@359	918	}
nkeynes@359	919	break;
nkeynes@359	920	case 0x5:
nkeynes@359	921	{ /* STS.L FPUL, @-Rn */
nkeynes@359	922	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@626	923	CHECKFPUEN();
nkeynes@587	924	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@669	925	MEM_WRITE_LONG( sh4r.r[Rn]-4, FPULi );
nkeynes@359	926	sh4r.r[Rn] -= 4;
nkeynes@359	927	}
nkeynes@359	928	break;
nkeynes@359	929	case 0x6:
nkeynes@359	930	{ /* STS.L FPSCR, @-Rn */
nkeynes@359	931	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@626	932	CHECKFPUEN();
nkeynes@587	933	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	934	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.fpscr );
nkeynes@359	935	sh4r.r[Rn] -= 4;
nkeynes@359	936	}
nkeynes@359	937	break;
nkeynes@359	938	case 0xF:
nkeynes@359	939	{ /* STC.L DBR, @-Rn */
nkeynes@359	940	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	941	CHECKPRIV();
nkeynes@587	942	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	943	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.dbr );
nkeynes@359	944	sh4r.r[Rn] -= 4;
nkeynes@359	945	}
nkeynes@359	946	break;
nkeynes@359	947	default:
nkeynes@359	948	UNDEF();
nkeynes@359	949	break;
nkeynes@359	950	}
nkeynes@359	951	break;
nkeynes@359	952	case 0x3:
nkeynes@359	953	switch( (ir&0x80) >> 7 ) {
nkeynes@359	954	case 0x0:
nkeynes@359	955	switch( (ir&0x70) >> 4 ) {
nkeynes@359	956	case 0x0:
nkeynes@359	957	{ /* STC.L SR, @-Rn */
nkeynes@359	958	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	959	CHECKPRIV();
nkeynes@587	960	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	961	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4_read_sr() );
nkeynes@359	962	sh4r.r[Rn] -= 4;
nkeynes@359	963	}
nkeynes@359	964	break;
nkeynes@359	965	case 0x1:
nkeynes@359	966	{ /* STC.L GBR, @-Rn */
nkeynes@359	967	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@587	968	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	969	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.gbr );
nkeynes@359	970	sh4r.r[Rn] -= 4;
nkeynes@359	971	}
nkeynes@359	972	break;
nkeynes@359	973	case 0x2:
nkeynes@359	974	{ /* STC.L VBR, @-Rn */
nkeynes@359	975	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	976	CHECKPRIV();
nkeynes@587	977	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	978	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.vbr );
nkeynes@359	979	sh4r.r[Rn] -= 4;
nkeynes@359	980	}
nkeynes@359	981	break;
nkeynes@359	982	case 0x3:
nkeynes@359	983	{ /* STC.L SSR, @-Rn */
nkeynes@359	984	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	985	CHECKPRIV();
nkeynes@587	986	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	987	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.ssr );
nkeynes@359	988	sh4r.r[Rn] -= 4;
nkeynes@359	989	}
nkeynes@359	990	break;
nkeynes@359	991	case 0x4:
nkeynes@359	992	{ /* STC.L SPC, @-Rn */
nkeynes@359	993	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	994	CHECKPRIV();
nkeynes@587	995	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	996	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.spc );
nkeynes@359	997	sh4r.r[Rn] -= 4;
nkeynes@359	998	}
nkeynes@359	999	break;
nkeynes@359	1000	default:
nkeynes@359	1001	UNDEF();
nkeynes@359	1002	break;
nkeynes@359	1003	}
nkeynes@359	1004	break;
nkeynes@359	1005	case 0x1:
nkeynes@359	1006	{ /* STC.L Rm_BANK, @-Rn */
nkeynes@359	1007	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm_BANK = ((ir>>4)&0x7);
nkeynes@359	1008	CHECKPRIV();
nkeynes@587	1009	CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@587	1010	MEM_WRITE_LONG( sh4r.r[Rn]-4, sh4r.r_bank[Rm_BANK] );
nkeynes@359	1011	sh4r.r[Rn] -= 4;
nkeynes@359	1012	}
nkeynes@359	1013	break;
nkeynes@359	1014	}
nkeynes@359	1015	break;
nkeynes@359	1016	case 0x4:
nkeynes@359	1017	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1018	case 0x0:
nkeynes@359	1019	{ /* ROTL Rn */
nkeynes@359	1020	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1021	sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359	1022	sh4r.r[Rn] <<= 1;
nkeynes@359	1023	sh4r.r[Rn] \|= sh4r.t;
nkeynes@359	1024	}
nkeynes@359	1025	break;
nkeynes@359	1026	case 0x2:
nkeynes@359	1027	{ /* ROTCL Rn */
nkeynes@359	1028	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1029	tmp = sh4r.r[Rn] >> 31;
nkeynes@359	1030	sh4r.r[Rn] <<= 1;
nkeynes@359	1031	sh4r.r[Rn] \|= sh4r.t;
nkeynes@359	1032	sh4r.t = tmp;
nkeynes@359	1033	}
nkeynes@359	1034	break;
nkeynes@359	1035	default:
nkeynes@359	1036	UNDEF();
nkeynes@359	1037	break;
nkeynes@359	1038	}
nkeynes@359	1039	break;
nkeynes@359	1040	case 0x5:
nkeynes@359	1041	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1042	case 0x0:
nkeynes@359	1043	{ /* ROTR Rn */
nkeynes@359	1044	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1045	sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359	1046	sh4r.r[Rn] >>= 1;
nkeynes@359	1047	sh4r.r[Rn] \|= (sh4r.t << 31);
nkeynes@359	1048	}
nkeynes@359	1049	break;
nkeynes@359	1050	case 0x1:
nkeynes@359	1051	{ /* CMP/PL Rn */
nkeynes@359	1052	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1053	sh4r.t = ( ((int32_t)sh4r.r[Rn]) > 0 ? 1 : 0 );
nkeynes@359	1054	}
nkeynes@359	1055	break;
nkeynes@359	1056	case 0x2:
nkeynes@359	1057	{ /* ROTCR Rn */
nkeynes@359	1058	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1059	tmp = sh4r.r[Rn] & 0x00000001;
nkeynes@359	1060	sh4r.r[Rn] >>= 1;
nkeynes@359	1061	sh4r.r[Rn] \|= (sh4r.t << 31 );
nkeynes@359	1062	sh4r.t = tmp;
nkeynes@359	1063	}
nkeynes@359	1064	break;
nkeynes@359	1065	default:
nkeynes@359	1066	UNDEF();
nkeynes@359	1067	break;
nkeynes@359	1068	}
nkeynes@359	1069	break;
nkeynes@359	1070	case 0x6:
nkeynes@359	1071	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1072	case 0x0:
nkeynes@359	1073	{ /* LDS.L @Rm+, MACH */
nkeynes@359	1074	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1075	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1076	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@359	1077	sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) \|
nkeynes@586	1078	(((uint64_t)tmp)<<32);
nkeynes@359	1079	sh4r.r[Rm] += 4;
nkeynes@359	1080	}
nkeynes@359	1081	break;
nkeynes@359	1082	case 0x1:
nkeynes@359	1083	{ /* LDS.L @Rm+, MACL */
nkeynes@359	1084	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1085	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1086	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@359	1087	sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) \|
nkeynes@586	1088	(uint64_t)((uint32_t)tmp);
nkeynes@359	1089	sh4r.r[Rm] += 4;
nkeynes@359	1090	}
nkeynes@359	1091	break;
nkeynes@359	1092	case 0x2:
nkeynes@359	1093	{ /* LDS.L @Rm+, PR */
nkeynes@359	1094	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1095	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1096	MEM_READ_LONG( sh4r.r[Rm], sh4r.pr );
nkeynes@359	1097	sh4r.r[Rm] += 4;
nkeynes@359	1098	}
nkeynes@359	1099	break;
nkeynes@359	1100	case 0x3:
nkeynes@359	1101	{ /* LDC.L @Rm+, SGR */
nkeynes@359	1102	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1103	CHECKPRIV();
nkeynes@359	1104	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1105	MEM_READ_LONG(sh4r.r[Rm], sh4r.sgr);
nkeynes@359	1106	sh4r.r[Rm] +=4;
nkeynes@359	1107	}
nkeynes@359	1108	break;
nkeynes@359	1109	case 0x5:
nkeynes@359	1110	{ /* LDS.L @Rm+, FPUL */
nkeynes@359	1111	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@626	1112	CHECKFPUEN();
nkeynes@359	1113	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@669	1114	MEM_READ_LONG(sh4r.r[Rm], FPULi);
nkeynes@359	1115	sh4r.r[Rm] +=4;
nkeynes@359	1116	}
nkeynes@359	1117	break;
nkeynes@359	1118	case 0x6:
nkeynes@359	1119	{ /* LDS.L @Rm+, FPSCR */
nkeynes@359	1120	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@626	1121	CHECKFPUEN();
nkeynes@359	1122	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@669	1123	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@359	1124	sh4r.r[Rm] +=4;
nkeynes@669	1125	sh4_write_fpscr( tmp );
nkeynes@359	1126	}
nkeynes@359	1127	break;
nkeynes@359	1128	case 0xF:
nkeynes@359	1129	{ /* LDC.L @Rm+, DBR */
nkeynes@359	1130	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1131	CHECKPRIV();
nkeynes@359	1132	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1133	MEM_READ_LONG(sh4r.r[Rm], sh4r.dbr);
nkeynes@359	1134	sh4r.r[Rm] +=4;
nkeynes@359	1135	}
nkeynes@359	1136	break;
nkeynes@359	1137	default:
nkeynes@359	1138	UNDEF();
nkeynes@359	1139	break;
nkeynes@359	1140	}
nkeynes@359	1141	break;
nkeynes@359	1142	case 0x7:
nkeynes@359	1143	switch( (ir&0x80) >> 7 ) {
nkeynes@359	1144	case 0x0:
nkeynes@359	1145	switch( (ir&0x70) >> 4 ) {
nkeynes@359	1146	case 0x0:
nkeynes@359	1147	{ /* LDC.L @Rm+, SR */
nkeynes@359	1148	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1149	CHECKSLOTILLEGAL();
nkeynes@359	1150	CHECKPRIV();
nkeynes@359	1151	CHECKWALIGN32( sh4r.r[Rm] );
nkeynes@586	1152	MEM_READ_LONG(sh4r.r[Rm], tmp);
nkeynes@586	1153	sh4_write_sr( tmp );
nkeynes@359	1154	sh4r.r[Rm] +=4;
nkeynes@359	1155	}
nkeynes@359	1156	break;
nkeynes@359	1157	case 0x1:
nkeynes@359	1158	{ /* LDC.L @Rm+, GBR */
nkeynes@359	1159	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1160	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1161	MEM_READ_LONG(sh4r.r[Rm], sh4r.gbr);
nkeynes@359	1162	sh4r.r[Rm] +=4;
nkeynes@359	1163	}
nkeynes@359	1164	break;
nkeynes@359	1165	case 0x2:
nkeynes@359	1166	{ /* LDC.L @Rm+, VBR */
nkeynes@359	1167	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1168	CHECKPRIV();
nkeynes@359	1169	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1170	MEM_READ_LONG(sh4r.r[Rm], sh4r.vbr);
nkeynes@359	1171	sh4r.r[Rm] +=4;
nkeynes@359	1172	}
nkeynes@359	1173	break;
nkeynes@359	1174	case 0x3:
nkeynes@359	1175	{ /* LDC.L @Rm+, SSR */
nkeynes@359	1176	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1177	CHECKPRIV();
nkeynes@359	1178	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1179	MEM_READ_LONG(sh4r.r[Rm], sh4r.ssr);
nkeynes@359	1180	sh4r.r[Rm] +=4;
nkeynes@359	1181	}
nkeynes@359	1182	break;
nkeynes@359	1183	case 0x4:
nkeynes@359	1184	{ /* LDC.L @Rm+, SPC */
nkeynes@359	1185	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1186	CHECKPRIV();
nkeynes@359	1187	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1188	MEM_READ_LONG(sh4r.r[Rm], sh4r.spc);
nkeynes@359	1189	sh4r.r[Rm] +=4;
nkeynes@359	1190	}
nkeynes@359	1191	break;
nkeynes@359	1192	default:
nkeynes@359	1193	UNDEF();
nkeynes@359	1194	break;
nkeynes@359	1195	}
nkeynes@359	1196	break;
nkeynes@359	1197	case 0x1:
nkeynes@359	1198	{ /* LDC.L @Rm+, Rn_BANK */
nkeynes@359	1199	uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
nkeynes@359	1200	CHECKPRIV();
nkeynes@359	1201	CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@586	1202	MEM_READ_LONG( sh4r.r[Rm], sh4r.r_bank[Rn_BANK] );
nkeynes@359	1203	sh4r.r[Rm] += 4;
nkeynes@359	1204	}
nkeynes@359	1205	break;
nkeynes@359	1206	}
nkeynes@359	1207	break;
nkeynes@359	1208	case 0x8:
nkeynes@359	1209	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1210	case 0x0:
nkeynes@359	1211	{ /* SHLL2 Rn */
nkeynes@359	1212	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1213	sh4r.r[Rn] <<= 2;
nkeynes@359	1214	}
nkeynes@359	1215	break;
nkeynes@359	1216	case 0x1:
nkeynes@359	1217	{ /* SHLL8 Rn */
nkeynes@359	1218	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1219	sh4r.r[Rn] <<= 8;
nkeynes@359	1220	}
nkeynes@359	1221	break;
nkeynes@359	1222	case 0x2:
nkeynes@359	1223	{ /* SHLL16 Rn */
nkeynes@359	1224	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1225	sh4r.r[Rn] <<= 16;
nkeynes@359	1226	}
nkeynes@359	1227	break;
nkeynes@359	1228	default:
nkeynes@359	1229	UNDEF();
nkeynes@359	1230	break;
nkeynes@359	1231	}
nkeynes@359	1232	break;
nkeynes@359	1233	case 0x9:
nkeynes@359	1234	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1235	case 0x0:
nkeynes@359	1236	{ /* SHLR2 Rn */
nkeynes@359	1237	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1238	sh4r.r[Rn] >>= 2;
nkeynes@359	1239	}
nkeynes@359	1240	break;
nkeynes@359	1241	case 0x1:
nkeynes@359	1242	{ /* SHLR8 Rn */
nkeynes@359	1243	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1244	sh4r.r[Rn] >>= 8;
nkeynes@359	1245	}
nkeynes@359	1246	break;
nkeynes@359	1247	case 0x2:
nkeynes@359	1248	{ /* SHLR16 Rn */
nkeynes@359	1249	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1250	sh4r.r[Rn] >>= 16;
nkeynes@359	1251	}
nkeynes@359	1252	break;
nkeynes@359	1253	default:
nkeynes@359	1254	UNDEF();
nkeynes@359	1255	break;
nkeynes@359	1256	}
nkeynes@359	1257	break;
nkeynes@359	1258	case 0xA:
nkeynes@359	1259	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1260	case 0x0:
nkeynes@359	1261	{ /* LDS Rm, MACH */
nkeynes@359	1262	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1263	sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) \|
nkeynes@359	1264	(((uint64_t)sh4r.r[Rm])<<32);
nkeynes@359	1265	}
nkeynes@359	1266	break;
nkeynes@359	1267	case 0x1:
nkeynes@359	1268	{ /* LDS Rm, MACL */
nkeynes@359	1269	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1270	sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) \|
nkeynes@359	1271	(uint64_t)((uint32_t)(sh4r.r[Rm]));
nkeynes@359	1272	}
nkeynes@359	1273	break;
nkeynes@359	1274	case 0x2:
nkeynes@359	1275	{ /* LDS Rm, PR */
nkeynes@359	1276	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1277	sh4r.pr = sh4r.r[Rm];
nkeynes@359	1278	}
nkeynes@359	1279	break;
nkeynes@359	1280	case 0x3:
nkeynes@359	1281	{ /* LDC Rm, SGR */
nkeynes@359	1282	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1283	CHECKPRIV();
nkeynes@359	1284	sh4r.sgr = sh4r.r[Rm];
nkeynes@359	1285	}
nkeynes@359	1286	break;
nkeynes@359	1287	case 0x5:
nkeynes@359	1288	{ /* LDS Rm, FPUL */
nkeynes@359	1289	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@626	1290	CHECKFPUEN();
nkeynes@669	1291	FPULi = sh4r.r[Rm];
nkeynes@359	1292	}
nkeynes@359	1293	break;
nkeynes@359	1294	case 0x6:
nkeynes@359	1295	{ /* LDS Rm, FPSCR */
nkeynes@359	1296	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@626	1297	CHECKFPUEN();
nkeynes@669	1298	sh4_write_fpscr( sh4r.r[Rm] );
nkeynes@359	1299	}
nkeynes@359	1300	break;
nkeynes@359	1301	case 0xF:
nkeynes@359	1302	{ /* LDC Rm, DBR */
nkeynes@359	1303	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1304	CHECKPRIV();
nkeynes@359	1305	sh4r.dbr = sh4r.r[Rm];
nkeynes@359	1306	}
nkeynes@359	1307	break;
nkeynes@359	1308	default:
nkeynes@359	1309	UNDEF();
nkeynes@359	1310	break;
nkeynes@359	1311	}
nkeynes@359	1312	break;
nkeynes@359	1313	case 0xB:
nkeynes@359	1314	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1315	case 0x0:
nkeynes@359	1316	{ /* JSR @Rn */
nkeynes@359	1317	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1318	CHECKDEST( sh4r.r[Rn] );
nkeynes@359	1319	CHECKSLOTILLEGAL();
nkeynes@359	1320	sh4r.in_delay_slot = 1;
nkeynes@359	1321	sh4r.pc = sh4r.new_pc;
nkeynes@359	1322	sh4r.new_pc = sh4r.r[Rn];
nkeynes@359	1323	sh4r.pr = pc + 4;
nkeynes@359	1324	TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359	1325	return TRUE;
nkeynes@359	1326	}
nkeynes@359	1327	break;
nkeynes@359	1328	case 0x1:
nkeynes@359	1329	{ /* TAS.B @Rn */
nkeynes@359	1330	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@586	1331	MEM_READ_BYTE( sh4r.r[Rn], tmp );
nkeynes@359	1332	sh4r.t = ( tmp == 0 ? 1 : 0 );
nkeynes@359	1333	MEM_WRITE_BYTE( sh4r.r[Rn], tmp \| 0x80 );
nkeynes@359	1334	}
nkeynes@359	1335	break;
nkeynes@359	1336	case 0x2:
nkeynes@359	1337	{ /* JMP @Rn */
nkeynes@359	1338	uint32_t Rn = ((ir>>8)&0xF);
nkeynes@359	1339	CHECKDEST( sh4r.r[Rn] );
nkeynes@359	1340	CHECKSLOTILLEGAL();
nkeynes@359	1341	sh4r.in_delay_slot = 1;
nkeynes@359	1342	sh4r.pc = sh4r.new_pc;
nkeynes@359	1343	sh4r.new_pc = sh4r.r[Rn];
nkeynes@359	1344	return TRUE;
nkeynes@359	1345	}
nkeynes@359	1346	break;
nkeynes@359	1347	default:
nkeynes@359	1348	UNDEF();
nkeynes@359	1349	break;
nkeynes@359	1350	}
nkeynes@359	1351	break;
nkeynes@359	1352	case 0xC:
nkeynes@359	1353	{ /* SHAD Rm, Rn */
nkeynes@359	1354	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1355	tmp = sh4r.r[Rm];
nkeynes@359	1356	if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359	1357	else if( (tmp & 0x1F) == 0 )
nkeynes@359	1358	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 31;
nkeynes@359	1359	else
nkeynes@359	1360	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> (((~sh4r.r[Rm]) & 0x1F)+1);
nkeynes@359	1361	}
nkeynes@359	1362	break;
nkeynes@359	1363	case 0xD:
nkeynes@359	1364	{ /* SHLD Rm, Rn */
nkeynes@359	1365	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1366	tmp = sh4r.r[Rm];
nkeynes@359	1367	if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359	1368	else if( (tmp & 0x1F) == 0 ) sh4r.r[Rn] = 0;
nkeynes@359	1369	else sh4r.r[Rn] >>= (((~tmp) & 0x1F)+1);
nkeynes@359	1370	}
nkeynes@359	1371	break;
nkeynes@359	1372	case 0xE:
nkeynes@359	1373	switch( (ir&0x80) >> 7 ) {
nkeynes@359	1374	case 0x0:
nkeynes@359	1375	switch( (ir&0x70) >> 4 ) {
nkeynes@359	1376	case 0x0:
nkeynes@359	1377	{ /* LDC Rm, SR */
nkeynes@359	1378	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1379	CHECKSLOTILLEGAL();
nkeynes@359	1380	CHECKPRIV();
nkeynes@374	1381	sh4_write_sr( sh4r.r[Rm] );
nkeynes@359	1382	}
nkeynes@359	1383	break;
nkeynes@359	1384	case 0x1:
nkeynes@359	1385	{ /* LDC Rm, GBR */
nkeynes@359	1386	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1387	sh4r.gbr = sh4r.r[Rm];
nkeynes@359	1388	}
nkeynes@359	1389	break;
nkeynes@359	1390	case 0x2:
nkeynes@359	1391	{ /* LDC Rm, VBR */
nkeynes@359	1392	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1393	CHECKPRIV();
nkeynes@359	1394	sh4r.vbr = sh4r.r[Rm];
nkeynes@359	1395	}
nkeynes@359	1396	break;
nkeynes@359	1397	case 0x3:
nkeynes@359	1398	{ /* LDC Rm, SSR */
nkeynes@359	1399	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1400	CHECKPRIV();
nkeynes@359	1401	sh4r.ssr = sh4r.r[Rm];
nkeynes@359	1402	}
nkeynes@359	1403	break;
nkeynes@359	1404	case 0x4:
nkeynes@359	1405	{ /* LDC Rm, SPC */
nkeynes@359	1406	uint32_t Rm = ((ir>>8)&0xF);
nkeynes@359	1407	CHECKPRIV();
nkeynes@359	1408	sh4r.spc = sh4r.r[Rm];
nkeynes@359	1409	}
nkeynes@359	1410	break;
nkeynes@359	1411	default:
nkeynes@359	1412	UNDEF();
nkeynes@359	1413	break;
nkeynes@359	1414	}
nkeynes@359	1415	break;
nkeynes@359	1416	case 0x1:
nkeynes@359	1417	{ /* LDC Rm, Rn_BANK */
nkeynes@359	1418	uint32_t Rm = ((ir>>8)&0xF); uint32_t Rn_BANK = ((ir>>4)&0x7);
nkeynes@359	1419	CHECKPRIV();
nkeynes@359	1420	sh4r.r_bank[Rn_BANK] = sh4r.r[Rm];
nkeynes@359	1421	}
nkeynes@359	1422	break;
nkeynes@359	1423	}
nkeynes@359	1424	break;
nkeynes@359	1425	case 0xF:
nkeynes@359	1426	{ /* MAC.W @Rm+, @Rn+ */
nkeynes@359	1427	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@587	1428	int32_t stmp;
nkeynes@587	1429	if( Rm == Rn ) {
nkeynes@587	1430	CHECKRALIGN16(sh4r.r[Rn]);
nkeynes@587	1431	MEM_READ_WORD( sh4r.r[Rn], tmp );
nkeynes@587	1432	stmp = SIGNEXT16(tmp);
nkeynes@587	1433	MEM_READ_WORD( sh4r.r[Rn]+2, tmp );
nkeynes@587	1434	stmp *= SIGNEXT16(tmp);
nkeynes@587	1435	sh4r.r[Rn] += 4;
nkeynes@587	1436	} else {
nkeynes@587	1437	CHECKRALIGN16( sh4r.r[Rn] );
nkeynes@587	1438	CHECKRALIGN16( sh4r.r[Rm] );
nkeynes@587	1439	MEM_READ_WORD(sh4r.r[Rn], tmp);
nkeynes@587	1440	stmp = SIGNEXT16(tmp);
nkeynes@587	1441	MEM_READ_WORD(sh4r.r[Rm], tmp);
nkeynes@587	1442	stmp = stmp * SIGNEXT16(tmp);
nkeynes@587	1443	sh4r.r[Rn] += 2;
nkeynes@587	1444	sh4r.r[Rm] += 2;
nkeynes@587	1445	}
nkeynes@359	1446	if( sh4r.s ) {
nkeynes@359	1447	int64_t tmpl = (int64_t)((int32_t)sh4r.mac) + (int64_t)stmp;
nkeynes@359	1448	if( tmpl > (int64_t)0x000000007FFFFFFFLL ) {
nkeynes@359	1449	sh4r.mac = 0x000000017FFFFFFFLL;
nkeynes@359	1450	} else if( tmpl < (int64_t)0xFFFFFFFF80000000LL ) {
nkeynes@359	1451	sh4r.mac = 0x0000000180000000LL;
nkeynes@359	1452	} else {
nkeynes@359	1453	sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) \|
nkeynes@359	1454	((uint32_t)(sh4r.mac + stmp));
nkeynes@359	1455	}
nkeynes@359	1456	} else {
nkeynes@359	1457	sh4r.mac += SIGNEXT32(stmp);
nkeynes@359	1458	}
nkeynes@359	1459	}
nkeynes@359	1460	break;
nkeynes@359	1461	}
nkeynes@359	1462	break;
nkeynes@359	1463	case 0x5:
nkeynes@359	1464	{ /* MOV.L @(disp, Rm), Rn */
nkeynes@359	1465	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<2;
nkeynes@359	1466	tmp = sh4r.r[Rm] + disp;
nkeynes@359	1467	CHECKRALIGN32( tmp );
nkeynes@586	1468	MEM_READ_LONG( tmp, sh4r.r[Rn] );
nkeynes@359	1469	}
nkeynes@359	1470	break;
nkeynes@359	1471	case 0x6:
nkeynes@359	1472	switch( ir&0xF ) {
nkeynes@359	1473	case 0x0:
nkeynes@359	1474	{ /* MOV.B @Rm, Rn */
nkeynes@359	1475	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1476	MEM_READ_BYTE( sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	1477	}
nkeynes@359	1478	break;
nkeynes@359	1479	case 0x1:
nkeynes@359	1480	{ /* MOV.W @Rm, Rn */
nkeynes@359	1481	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1482	CHECKRALIGN16( sh4r.r[Rm] ); MEM_READ_WORD( sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	1483	}
nkeynes@359	1484	break;
nkeynes@359	1485	case 0x2:
nkeynes@359	1486	{ /* MOV.L @Rm, Rn */
nkeynes@359	1487	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1488	CHECKRALIGN32( sh4r.r[Rm] ); MEM_READ_LONG( sh4r.r[Rm], sh4r.r[Rn] );
nkeynes@359	1489	}
nkeynes@359	1490	break;
nkeynes@359	1491	case 0x3:
nkeynes@359	1492	{ /* MOV Rm, Rn */
nkeynes@359	1493	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1494	sh4r.r[Rn] = sh4r.r[Rm];
nkeynes@359	1495	}
nkeynes@359	1496	break;
nkeynes@359	1497	case 0x4:
nkeynes@359	1498	{ /* MOV.B @Rm+, Rn */
nkeynes@359	1499	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1500	MEM_READ_BYTE( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] ++;
nkeynes@359	1501	}
nkeynes@359	1502	break;
nkeynes@359	1503	case 0x5:
nkeynes@359	1504	{ /* MOV.W @Rm+, Rn */
nkeynes@359	1505	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1506	CHECKRALIGN16( sh4r.r[Rm] ); MEM_READ_WORD( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] += 2;
nkeynes@359	1507	}
nkeynes@359	1508	break;
nkeynes@359	1509	case 0x6:
nkeynes@359	1510	{ /* MOV.L @Rm+, Rn */
nkeynes@359	1511	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@586	1512	CHECKRALIGN32( sh4r.r[Rm] ); MEM_READ_LONG( sh4r.r[Rm], sh4r.r[Rn] ); sh4r.r[Rm] += 4;
nkeynes@359	1513	}
nkeynes@359	1514	break;
nkeynes@359	1515	case 0x7:
nkeynes@359	1516	{ /* NOT Rm, Rn */
nkeynes@359	1517	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1518	sh4r.r[Rn] = ~sh4r.r[Rm];
nkeynes@359	1519	}
nkeynes@359	1520	break;
nkeynes@359	1521	case 0x8:
nkeynes@359	1522	{ /* SWAP.B Rm, Rn */
nkeynes@359	1523	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1524	sh4r.r[Rn] = (sh4r.r[Rm]&0xFFFF0000) \| ((sh4r.r[Rm]&0x0000FF00)>>8) \| ((sh4r.r[Rm]&0x000000FF)<<8);
nkeynes@359	1525	}
nkeynes@359	1526	break;
nkeynes@359	1527	case 0x9:
nkeynes@359	1528	{ /* SWAP.W Rm, Rn */
nkeynes@359	1529	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1530	sh4r.r[Rn] = (sh4r.r[Rm]>>16) \| (sh4r.r[Rm]<<16);
nkeynes@359	1531	}
nkeynes@359	1532	break;
nkeynes@359	1533	case 0xA:
nkeynes@359	1534	{ /* NEGC Rm, Rn */
nkeynes@359	1535	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1536	tmp = 0 - sh4r.r[Rm];
nkeynes@359	1537	sh4r.r[Rn] = tmp - sh4r.t;
nkeynes@359	1538	sh4r.t = ( 0<tmp \|\| tmp<sh4r.r[Rn] ? 1 : 0 );
nkeynes@359	1539	}
nkeynes@359	1540	break;
nkeynes@359	1541	case 0xB:
nkeynes@359	1542	{ /* NEG Rm, Rn */
nkeynes@359	1543	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1544	sh4r.r[Rn] = 0 - sh4r.r[Rm];
nkeynes@359	1545	}
nkeynes@359	1546	break;
nkeynes@359	1547	case 0xC:
nkeynes@359	1548	{ /* EXTU.B Rm, Rn */
nkeynes@359	1549	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1550	sh4r.r[Rn] = sh4r.r[Rm]&0x000000FF;
nkeynes@359	1551	}
nkeynes@359	1552	break;
nkeynes@359	1553	case 0xD:
nkeynes@359	1554	{ /* EXTU.W Rm, Rn */
nkeynes@359	1555	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1556	sh4r.r[Rn] = sh4r.r[Rm]&0x0000FFFF;
nkeynes@359	1557	}
nkeynes@359	1558	break;
nkeynes@359	1559	case 0xE:
nkeynes@359	1560	{ /* EXTS.B Rm, Rn */
nkeynes@359	1561	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1562	sh4r.r[Rn] = SIGNEXT8( sh4r.r[Rm]&0x000000FF );
nkeynes@359	1563	}
nkeynes@359	1564	break;
nkeynes@359	1565	case 0xF:
nkeynes@359	1566	{ /* EXTS.W Rm, Rn */
nkeynes@359	1567	uint32_t Rn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1568	sh4r.r[Rn] = SIGNEXT16( sh4r.r[Rm]&0x0000FFFF );
nkeynes@359	1569	}
nkeynes@359	1570	break;
nkeynes@359	1571	}
nkeynes@359	1572	break;
nkeynes@359	1573	case 0x7:
nkeynes@359	1574	{ /* ADD #imm, Rn */
nkeynes@359	1575	uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
nkeynes@359	1576	sh4r.r[Rn] += imm;
nkeynes@359	1577	}
nkeynes@359	1578	break;
nkeynes@359	1579	case 0x8:
nkeynes@359	1580	switch( (ir&0xF00) >> 8 ) {
nkeynes@359	1581	case 0x0:
nkeynes@359	1582	{ /* MOV.B R0, @(disp, Rn) */
nkeynes@359	1583	uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
nkeynes@359	1584	MEM_WRITE_BYTE( sh4r.r[Rn] + disp, R0 );
nkeynes@359	1585	}
nkeynes@359	1586	break;
nkeynes@359	1587	case 0x1:
nkeynes@359	1588	{ /* MOV.W R0, @(disp, Rn) */
nkeynes@359	1589	uint32_t Rn = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
nkeynes@359	1590	tmp = sh4r.r[Rn] + disp;
nkeynes@359	1591	CHECKWALIGN16( tmp );
nkeynes@359	1592	MEM_WRITE_WORD( tmp, R0 );
nkeynes@359	1593	}
nkeynes@359	1594	break;
nkeynes@359	1595	case 0x4:
nkeynes@359	1596	{ /* MOV.B @(disp, Rm), R0 */
nkeynes@359	1597	uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF);
nkeynes@586	1598	MEM_READ_BYTE( sh4r.r[Rm] + disp, R0 );
nkeynes@359	1599	}
nkeynes@359	1600	break;
nkeynes@359	1601	case 0x5:
nkeynes@359	1602	{ /* MOV.W @(disp, Rm), R0 */
nkeynes@359	1603	uint32_t Rm = ((ir>>4)&0xF); uint32_t disp = (ir&0xF)<<1;
nkeynes@359	1604	tmp = sh4r.r[Rm] + disp;
nkeynes@359	1605	CHECKRALIGN16( tmp );
nkeynes@586	1606	MEM_READ_WORD( tmp, R0 );
nkeynes@359	1607	}
nkeynes@359	1608	break;
nkeynes@359	1609	case 0x8:
nkeynes@359	1610	{ /* CMP/EQ #imm, R0 */
nkeynes@359	1611	int32_t imm = SIGNEXT8(ir&0xFF);
nkeynes@359	1612	sh4r.t = ( R0 == imm ? 1 : 0 );
nkeynes@359	1613	}
nkeynes@359	1614	break;
nkeynes@359	1615	case 0x9:
nkeynes@359	1616	{ /* BT disp */
nkeynes@359	1617	int32_t disp = SIGNEXT8(ir&0xFF)<<1;
nkeynes@359	1618	CHECKSLOTILLEGAL();
nkeynes@359	1619	if( sh4r.t ) {
nkeynes@359	1620	CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359	1621	sh4r.pc += disp + 4;
nkeynes@359	1622	sh4r.new_pc = sh4r.pc + 2;
nkeynes@27	1623	return TRUE;
nkeynes@359	1624	}
nkeynes@359	1625	}
nkeynes@359	1626	break;
nkeynes@359	1627	case 0xB:
nkeynes@359	1628	{ /* BF disp */
nkeynes@359	1629	int32_t disp = SIGNEXT8(ir&0xFF)<<1;
nkeynes@359	1630	CHECKSLOTILLEGAL();
nkeynes@359	1631	if( !sh4r.t ) {
nkeynes@359	1632	CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359	1633	sh4r.pc += disp + 4;
nkeynes@359	1634	sh4r.new_pc = sh4r.pc + 2;
nkeynes@359	1635	return TRUE;
nkeynes@359	1636	}
nkeynes@359	1637	}
nkeynes@359	1638	break;
nkeynes@359	1639	case 0xD:
nkeynes@359	1640	{ /* BT/S disp */
nkeynes@359	1641	int32_t disp = SIGNEXT8(ir&0xFF)<<1;
nkeynes@359	1642	CHECKSLOTILLEGAL();
nkeynes@359	1643	if( sh4r.t ) {
nkeynes@359	1644	CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@2	1645	sh4r.in_delay_slot = 1;
nkeynes@1	1646	sh4r.pc = sh4r.new_pc;
nkeynes@359	1647	sh4r.new_pc = pc + disp + 4;
nkeynes@359	1648	sh4r.in_delay_slot = 1;
nkeynes@27	1649	return TRUE;
nkeynes@359	1650	}
nkeynes@359	1651	}
nkeynes@359	1652	break;
nkeynes@359	1653	case 0xF:
nkeynes@359	1654	{ /* BF/S disp */
nkeynes@359	1655	int32_t disp = SIGNEXT8(ir&0xFF)<<1;
nkeynes@359	1656	CHECKSLOTILLEGAL();
nkeynes@359	1657	if( !sh4r.t ) {
nkeynes@359	1658	CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@2	1659	sh4r.in_delay_slot = 1;
nkeynes@1	1660	sh4r.pc = sh4r.new_pc;
nkeynes@359	1661	sh4r.new_pc = pc + disp + 4;
nkeynes@27	1662	return TRUE;
nkeynes@359	1663	}
nkeynes@359	1664	}
nkeynes@359	1665	break;
nkeynes@359	1666	default:
nkeynes@359	1667	UNDEF();
nkeynes@359	1668	break;
nkeynes@359	1669	}
nkeynes@359	1670	break;
nkeynes@359	1671	case 0x9:
nkeynes@359	1672	{ /* MOV.W @(disp, PC), Rn */
nkeynes@359	1673	uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<1;
nkeynes@359	1674	CHECKSLOTILLEGAL();
nkeynes@359	1675	tmp = pc + 4 + disp;
nkeynes@586	1676	MEM_READ_WORD( tmp, sh4r.r[Rn] );
nkeynes@359	1677	}
nkeynes@359	1678	break;
nkeynes@359	1679	case 0xA:
nkeynes@359	1680	{ /* BRA disp */
nkeynes@359	1681	int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
nkeynes@359	1682	CHECKSLOTILLEGAL();
nkeynes@359	1683	CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359	1684	sh4r.in_delay_slot = 1;
nkeynes@359	1685	sh4r.pc = sh4r.new_pc;
nkeynes@359	1686	sh4r.new_pc = pc + 4 + disp;
nkeynes@359	1687	return TRUE;
nkeynes@359	1688	}
nkeynes@359	1689	break;
nkeynes@359	1690	case 0xB:
nkeynes@359	1691	{ /* BSR disp */
nkeynes@359	1692	int32_t disp = SIGNEXT12(ir&0xFFF)<<1;
nkeynes@359	1693	CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359	1694	CHECKSLOTILLEGAL();
nkeynes@359	1695	sh4r.in_delay_slot = 1;
nkeynes@359	1696	sh4r.pr = pc + 4;
nkeynes@359	1697	sh4r.pc = sh4r.new_pc;
nkeynes@359	1698	sh4r.new_pc = pc + 4 + disp;
nkeynes@359	1699	TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359	1700	return TRUE;
nkeynes@359	1701	}
nkeynes@359	1702	break;
nkeynes@359	1703	case 0xC:
nkeynes@359	1704	switch( (ir&0xF00) >> 8 ) {
nkeynes@359	1705	case 0x0:
nkeynes@359	1706	{ /* MOV.B R0, @(disp, GBR) */
nkeynes@359	1707	uint32_t disp = (ir&0xFF);
nkeynes@359	1708	MEM_WRITE_BYTE( sh4r.gbr + disp, R0 );
nkeynes@359	1709	}
nkeynes@359	1710	break;
nkeynes@359	1711	case 0x1:
nkeynes@359	1712	{ /* MOV.W R0, @(disp, GBR) */
nkeynes@359	1713	uint32_t disp = (ir&0xFF)<<1;
nkeynes@359	1714	tmp = sh4r.gbr + disp;
nkeynes@359	1715	CHECKWALIGN16( tmp );
nkeynes@359	1716	MEM_WRITE_WORD( tmp, R0 );
nkeynes@359	1717	}
nkeynes@359	1718	break;
nkeynes@359	1719	case 0x2:
nkeynes@359	1720	{ /* MOV.L R0, @(disp, GBR) */
nkeynes@359	1721	uint32_t disp = (ir&0xFF)<<2;
nkeynes@359	1722	tmp = sh4r.gbr + disp;
nkeynes@359	1723	CHECKWALIGN32( tmp );
nkeynes@359	1724	MEM_WRITE_LONG( tmp, R0 );
nkeynes@359	1725	}
nkeynes@359	1726	break;
nkeynes@359	1727	case 0x3:
nkeynes@359	1728	{ /* TRAPA #imm */
nkeynes@359	1729	uint32_t imm = (ir&0xFF);
nkeynes@359	1730	CHECKSLOTILLEGAL();
nkeynes@359	1731	sh4r.pc += 2;
nkeynes@586	1732	sh4_raise_trap( imm );
nkeynes@586	1733	return TRUE;
nkeynes@359	1734	}
nkeynes@359	1735	break;
nkeynes@359	1736	case 0x4:
nkeynes@359	1737	{ /* MOV.B @(disp, GBR), R0 */
nkeynes@359	1738	uint32_t disp = (ir&0xFF);
nkeynes@586	1739	MEM_READ_BYTE( sh4r.gbr + disp, R0 );
nkeynes@359	1740	}
nkeynes@359	1741	break;
nkeynes@359	1742	case 0x5:
nkeynes@359	1743	{ /* MOV.W @(disp, GBR), R0 */
nkeynes@359	1744	uint32_t disp = (ir&0xFF)<<1;
nkeynes@359	1745	tmp = sh4r.gbr + disp;
nkeynes@359	1746	CHECKRALIGN16( tmp );
nkeynes@586	1747	MEM_READ_WORD( tmp, R0 );
nkeynes@359	1748	}
nkeynes@359	1749	break;
nkeynes@359	1750	case 0x6:
nkeynes@359	1751	{ /* MOV.L @(disp, GBR), R0 */
nkeynes@359	1752	uint32_t disp = (ir&0xFF)<<2;
nkeynes@359	1753	tmp = sh4r.gbr + disp;
nkeynes@359	1754	CHECKRALIGN32( tmp );
nkeynes@586	1755	MEM_READ_LONG( tmp, R0 );
nkeynes@359	1756	}
nkeynes@359	1757	break;
nkeynes@359	1758	case 0x7:
nkeynes@359	1759	{ /* MOVA @(disp, PC), R0 */
nkeynes@359	1760	uint32_t disp = (ir&0xFF)<<2;
nkeynes@359	1761	CHECKSLOTILLEGAL();
nkeynes@359	1762	R0 = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359	1763	}
nkeynes@359	1764	break;
nkeynes@359	1765	case 0x8:
nkeynes@359	1766	{ /* TST #imm, R0 */
nkeynes@359	1767	uint32_t imm = (ir&0xFF);
nkeynes@359	1768	sh4r.t = (R0 & imm ? 0 : 1);
nkeynes@359	1769	}
nkeynes@359	1770	break;
nkeynes@359	1771	case 0x9:
nkeynes@359	1772	{ /* AND #imm, R0 */
nkeynes@359	1773	uint32_t imm = (ir&0xFF);
nkeynes@359	1774	R0 &= imm;
nkeynes@359	1775	}
nkeynes@359	1776	break;
nkeynes@359	1777	case 0xA:
nkeynes@359	1778	{ /* XOR #imm, R0 */
nkeynes@359	1779	uint32_t imm = (ir&0xFF);
nkeynes@359	1780	R0 ^= imm;
nkeynes@359	1781	}
nkeynes@359	1782	break;
nkeynes@359	1783	case 0xB:
nkeynes@359	1784	{ /* OR #imm, R0 */
nkeynes@359	1785	uint32_t imm = (ir&0xFF);
nkeynes@359	1786	R0 \|= imm;
nkeynes@359	1787	}
nkeynes@359	1788	break;
nkeynes@359	1789	case 0xC:
nkeynes@359	1790	{ /* TST.B #imm, @(R0, GBR) */
nkeynes@359	1791	uint32_t imm = (ir&0xFF);
nkeynes@586	1792	MEM_READ_BYTE(R0+sh4r.gbr, tmp); sh4r.t = ( tmp & imm ? 0 : 1 );
nkeynes@359	1793	}
nkeynes@359	1794	break;
nkeynes@359	1795	case 0xD:
nkeynes@359	1796	{ /* AND.B #imm, @(R0, GBR) */
nkeynes@359	1797	uint32_t imm = (ir&0xFF);
nkeynes@586	1798	MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm & tmp );
nkeynes@359	1799	}
nkeynes@359	1800	break;
nkeynes@359	1801	case 0xE:
nkeynes@359	1802	{ /* XOR.B #imm, @(R0, GBR) */
nkeynes@359	1803	uint32_t imm = (ir&0xFF);
nkeynes@586	1804	MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm ^ tmp );
nkeynes@359	1805	}
nkeynes@359	1806	break;
nkeynes@359	1807	case 0xF:
nkeynes@359	1808	{ /* OR.B #imm, @(R0, GBR) */
nkeynes@359	1809	uint32_t imm = (ir&0xFF);
nkeynes@586	1810	MEM_READ_BYTE(R0+sh4r.gbr, tmp); MEM_WRITE_BYTE( R0 + sh4r.gbr, imm \| tmp );
nkeynes@359	1811	}
nkeynes@359	1812	break;
nkeynes@359	1813	}
nkeynes@359	1814	break;
nkeynes@359	1815	case 0xD:
nkeynes@359	1816	{ /* MOV.L @(disp, PC), Rn */
nkeynes@359	1817	uint32_t Rn = ((ir>>8)&0xF); uint32_t disp = (ir&0xFF)<<2;
nkeynes@359	1818	CHECKSLOTILLEGAL();
nkeynes@359	1819	tmp = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@586	1820	MEM_READ_LONG( tmp, sh4r.r[Rn] );
nkeynes@359	1821	}
nkeynes@359	1822	break;
nkeynes@359	1823	case 0xE:
nkeynes@359	1824	{ /* MOV #imm, Rn */
nkeynes@359	1825	uint32_t Rn = ((ir>>8)&0xF); int32_t imm = SIGNEXT8(ir&0xFF);
nkeynes@359	1826	sh4r.r[Rn] = imm;
nkeynes@359	1827	}
nkeynes@359	1828	break;
nkeynes@359	1829	case 0xF:
nkeynes@359	1830	switch( ir&0xF ) {
nkeynes@359	1831	case 0x0:
nkeynes@359	1832	{ /* FADD FRm, FRn */
nkeynes@359	1833	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1834	CHECKFPUEN();
nkeynes@359	1835	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1836	DR(FRn) += DR(FRm);
nkeynes@359	1837	} else {
nkeynes@359	1838	FR(FRn) += FR(FRm);
nkeynes@359	1839	}
nkeynes@359	1840	}
nkeynes@359	1841	break;
nkeynes@359	1842	case 0x1:
nkeynes@359	1843	{ /* FSUB FRm, FRn */
nkeynes@359	1844	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1845	CHECKFPUEN();
nkeynes@359	1846	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1847	DR(FRn) -= DR(FRm);
nkeynes@359	1848	} else {
nkeynes@359	1849	FR(FRn) -= FR(FRm);
nkeynes@359	1850	}
nkeynes@359	1851	}
nkeynes@359	1852	break;
nkeynes@359	1853	case 0x2:
nkeynes@359	1854	{ /* FMUL FRm, FRn */
nkeynes@359	1855	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1856	CHECKFPUEN();
nkeynes@359	1857	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1858	DR(FRn) *= DR(FRm);
nkeynes@359	1859	} else {
nkeynes@359	1860	FR(FRn) *= FR(FRm);
nkeynes@359	1861	}
nkeynes@359	1862	}
nkeynes@359	1863	break;
nkeynes@359	1864	case 0x3:
nkeynes@359	1865	{ /* FDIV FRm, FRn */
nkeynes@359	1866	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1867	CHECKFPUEN();
nkeynes@359	1868	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1869	DR(FRn) /= DR(FRm);
nkeynes@359	1870	} else {
nkeynes@359	1871	FR(FRn) /= FR(FRm);
nkeynes@359	1872	}
nkeynes@359	1873	}
nkeynes@359	1874	break;
nkeynes@359	1875	case 0x4:
nkeynes@359	1876	{ /* FCMP/EQ FRm, FRn */
nkeynes@359	1877	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1878	CHECKFPUEN();
nkeynes@359	1879	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1880	sh4r.t = ( DR(FRn) == DR(FRm) ? 1 : 0 );
nkeynes@359	1881	} else {
nkeynes@359	1882	sh4r.t = ( FR(FRn) == FR(FRm) ? 1 : 0 );
nkeynes@359	1883	}
nkeynes@359	1884	}
nkeynes@359	1885	break;
nkeynes@359	1886	case 0x5:
nkeynes@359	1887	{ /* FCMP/GT FRm, FRn */
nkeynes@359	1888	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1889	CHECKFPUEN();
nkeynes@359	1890	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	1891	sh4r.t = ( DR(FRn) > DR(FRm) ? 1 : 0 );
nkeynes@359	1892	} else {
nkeynes@359	1893	sh4r.t = ( FR(FRn) > FR(FRm) ? 1 : 0 );
nkeynes@359	1894	}
nkeynes@359	1895	}
nkeynes@359	1896	break;
nkeynes@359	1897	case 0x6:
nkeynes@359	1898	{ /* FMOV @(R0, Rm), FRn */
nkeynes@359	1899	uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1900	MEM_FP_READ( sh4r.r[Rm] + R0, FRn );
nkeynes@359	1901	}
nkeynes@359	1902	break;
nkeynes@359	1903	case 0x7:
nkeynes@359	1904	{ /* FMOV FRm, @(R0, Rn) */
nkeynes@359	1905	uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1906	MEM_FP_WRITE( sh4r.r[Rn] + R0, FRm );
nkeynes@359	1907	}
nkeynes@359	1908	break;
nkeynes@359	1909	case 0x8:
nkeynes@359	1910	{ /* FMOV @Rm, FRn */
nkeynes@359	1911	uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1912	MEM_FP_READ( sh4r.r[Rm], FRn );
nkeynes@359	1913	}
nkeynes@359	1914	break;
nkeynes@359	1915	case 0x9:
nkeynes@359	1916	{ /* FMOV @Rm+, FRn */
nkeynes@359	1917	uint32_t FRn = ((ir>>8)&0xF); uint32_t Rm = ((ir>>4)&0xF);
nkeynes@359	1918	MEM_FP_READ( sh4r.r[Rm], FRn ); sh4r.r[Rm] += FP_WIDTH;
nkeynes@359	1919	}
nkeynes@359	1920	break;
nkeynes@359	1921	case 0xA:
nkeynes@359	1922	{ /* FMOV FRm, @Rn */
nkeynes@359	1923	uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1924	MEM_FP_WRITE( sh4r.r[Rn], FRm );
nkeynes@359	1925	}
nkeynes@359	1926	break;
nkeynes@359	1927	case 0xB:
nkeynes@359	1928	{ /* FMOV FRm, @-Rn */
nkeynes@359	1929	uint32_t Rn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@587	1930	MEM_FP_WRITE( sh4r.r[Rn] - FP_WIDTH, FRm ); sh4r.r[Rn] -= FP_WIDTH;
nkeynes@359	1931	}
nkeynes@359	1932	break;
nkeynes@359	1933	case 0xC:
nkeynes@359	1934	{ /* FMOV FRm, FRn */
nkeynes@359	1935	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	1936	if( IS_FPU_DOUBLESIZE() )
nkeynes@359	1937	DR(FRn) = DR(FRm);
nkeynes@359	1938	else
nkeynes@359	1939	FR(FRn) = FR(FRm);
nkeynes@359	1940	}
nkeynes@359	1941	break;
nkeynes@359	1942	case 0xD:
nkeynes@359	1943	switch( (ir&0xF0) >> 4 ) {
nkeynes@359	1944	case 0x0:
nkeynes@359	1945	{ /* FSTS FPUL, FRn */
nkeynes@359	1946	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	1947	CHECKFPUEN(); FR(FRn) = FPULf;
nkeynes@359	1948	}
nkeynes@359	1949	break;
nkeynes@359	1950	case 0x1:
nkeynes@359	1951	{ /* FLDS FRm, FPUL */
nkeynes@359	1952	uint32_t FRm = ((ir>>8)&0xF);
nkeynes@359	1953	CHECKFPUEN(); FPULf = FR(FRm);
nkeynes@359	1954	}
nkeynes@359	1955	break;
nkeynes@359	1956	case 0x2:
nkeynes@359	1957	{ /* FLOAT FPUL, FRn */
nkeynes@359	1958	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	1959	CHECKFPUEN();
nkeynes@374	1960	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374	1961	if( FRn&1 ) { // No, really...
nkeynes@374	1962	dtmp = (double)FPULi;
nkeynes@374	1963	FR(FRn) = (((float )&dtmp)+1);
nkeynes@374	1964	} else {
nkeynes@374	1965	DRF(FRn>>1) = (double)FPULi;
nkeynes@374	1966	}
nkeynes@374	1967	} else {
nkeynes@359	1968	FR(FRn) = (float)FPULi;
nkeynes@359	1969	}
nkeynes@374	1970	}
nkeynes@359	1971	break;
nkeynes@359	1972	case 0x3:
nkeynes@359	1973	{ /* FTRC FRm, FPUL */
nkeynes@359	1974	uint32_t FRm = ((ir>>8)&0xF);
nkeynes@359	1975	CHECKFPUEN();
nkeynes@359	1976	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374	1977	if( FRm&1 ) {
nkeynes@374	1978	dtmp = 0;
nkeynes@374	1979	(((float )&dtmp)+1) = FR(FRm);
nkeynes@374	1980	} else {
nkeynes@374	1981	dtmp = DRF(FRm>>1);
nkeynes@374	1982	}
nkeynes@359	1983	if( dtmp >= MAX_INTF )
nkeynes@359	1984	FPULi = MAX_INT;
nkeynes@359	1985	else if( dtmp <= MIN_INTF )
nkeynes@359	1986	FPULi = MIN_INT;
nkeynes@359	1987	else
nkeynes@359	1988	FPULi = (int32_t)dtmp;
nkeynes@359	1989	} else {
nkeynes@359	1990	ftmp = FR(FRm);
nkeynes@359	1991	if( ftmp >= MAX_INTF )
nkeynes@359	1992	FPULi = MAX_INT;
nkeynes@359	1993	else if( ftmp <= MIN_INTF )
nkeynes@359	1994	FPULi = MIN_INT;
nkeynes@359	1995	else
nkeynes@359	1996	FPULi = (int32_t)ftmp;
nkeynes@359	1997	}
nkeynes@359	1998	}
nkeynes@359	1999	break;
nkeynes@359	2000	case 0x4:
nkeynes@359	2001	{ /* FNEG FRn */
nkeynes@359	2002	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2003	CHECKFPUEN();
nkeynes@359	2004	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2005	DR(FRn) = -DR(FRn);
nkeynes@359	2006	} else {
nkeynes@359	2007	FR(FRn) = -FR(FRn);
nkeynes@359	2008	}
nkeynes@359	2009	}
nkeynes@359	2010	break;
nkeynes@359	2011	case 0x5:
nkeynes@359	2012	{ /* FABS FRn */
nkeynes@359	2013	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2014	CHECKFPUEN();
nkeynes@359	2015	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2016	DR(FRn) = fabs(DR(FRn));
nkeynes@359	2017	} else {
nkeynes@359	2018	FR(FRn) = fabsf(FR(FRn));
nkeynes@359	2019	}
nkeynes@359	2020	}
nkeynes@359	2021	break;
nkeynes@359	2022	case 0x6:
nkeynes@359	2023	{ /* FSQRT FRn */
nkeynes@359	2024	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2025	CHECKFPUEN();
nkeynes@359	2026	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2027	DR(FRn) = sqrt(DR(FRn));
nkeynes@359	2028	} else {
nkeynes@359	2029	FR(FRn) = sqrtf(FR(FRn));
nkeynes@359	2030	}
nkeynes@359	2031	}
nkeynes@359	2032	break;
nkeynes@359	2033	case 0x7:
nkeynes@359	2034	{ /* FSRRA FRn */
nkeynes@359	2035	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2036	CHECKFPUEN();
nkeynes@359	2037	if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2038	FR(FRn) = 1.0/sqrtf(FR(FRn));
nkeynes@359	2039	}
nkeynes@359	2040	}
nkeynes@359	2041	break;
nkeynes@359	2042	case 0x8:
nkeynes@359	2043	{ /* FLDI0 FRn */
nkeynes@359	2044	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2045	CHECKFPUEN();
nkeynes@359	2046	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2047	DR(FRn) = 0.0;
nkeynes@359	2048	} else {
nkeynes@359	2049	FR(FRn) = 0.0;
nkeynes@359	2050	}
nkeynes@359	2051	}
nkeynes@359	2052	break;
nkeynes@359	2053	case 0x9:
nkeynes@359	2054	{ /* FLDI1 FRn */
nkeynes@359	2055	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2056	CHECKFPUEN();
nkeynes@359	2057	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2058	DR(FRn) = 1.0;
nkeynes@359	2059	} else {
nkeynes@359	2060	FR(FRn) = 1.0;
nkeynes@359	2061	}
nkeynes@359	2062	}
nkeynes@359	2063	break;
nkeynes@359	2064	case 0xA:
nkeynes@359	2065	{ /* FCNVSD FPUL, FRn */
nkeynes@359	2066	uint32_t FRn = ((ir>>8)&0xF);
nkeynes@359	2067	CHECKFPUEN();
nkeynes@359	2068	if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359	2069	DR(FRn) = (double)FPULf;
nkeynes@359	2070	}
nkeynes@359	2071	}
nkeynes@359	2072	break;
nkeynes@359	2073	case 0xB:
nkeynes@359	2074	{ /* FCNVDS FRm, FPUL */
nkeynes@359	2075	uint32_t FRm = ((ir>>8)&0xF);
nkeynes@359	2076	CHECKFPUEN();
nkeynes@359	2077	if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359	2078	FPULf = (float)DR(FRm);
nkeynes@359	2079	}
nkeynes@359	2080	}
nkeynes@359	2081	break;
nkeynes@359	2082	case 0xE:
nkeynes@359	2083	{ /* FIPR FVm, FVn */
nkeynes@359	2084	uint32_t FVn = ((ir>>10)&0x3); uint32_t FVm = ((ir>>8)&0x3);
nkeynes@359	2085	CHECKFPUEN();
nkeynes@359	2086	if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2087	int tmp2 = FVn<<2;
nkeynes@359	2088	tmp = FVm<<2;
nkeynes@359	2089	FR(tmp2+3) = FR(tmp)*FR(tmp2) +
nkeynes@359	2090	FR(tmp+1)*FR(tmp2+1) +
nkeynes@359	2091	FR(tmp+2)*FR(tmp2+2) +
nkeynes@359	2092	FR(tmp+3)*FR(tmp2+3);
nkeynes@359	2093	}
nkeynes@359	2094	}
nkeynes@359	2095	break;
nkeynes@359	2096	case 0xF:
nkeynes@359	2097	switch( (ir&0x100) >> 8 ) {
nkeynes@359	2098	case 0x0:
nkeynes@359	2099	{ /* FSCA FPUL, FRn */
nkeynes@359	2100	uint32_t FRn = ((ir>>9)&0x7)<<1;
nkeynes@359	2101	CHECKFPUEN();
nkeynes@359	2102	if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@391	2103	sh4_fsca( FPULi, &(DRF(FRn>>1)) );
nkeynes@391	2104	/*
nkeynes@359	2105	float angle = (((float)(FPULi&0xFFFF))/65536.0) * 2 * M_PI;
nkeynes@359	2106	FR(FRn) = sinf(angle);
nkeynes@359	2107	FR((FRn)+1) = cosf(angle);
nkeynes@391	2108	*/
nkeynes@359	2109	}
nkeynes@359	2110	}
nkeynes@359	2111	break;
nkeynes@359	2112	case 0x1:
nkeynes@359	2113	switch( (ir&0x200) >> 9 ) {
nkeynes@359	2114	case 0x0:
nkeynes@359	2115	{ /* FTRV XMTRX, FVn */
nkeynes@359	2116	uint32_t FVn = ((ir>>10)&0x3);
nkeynes@359	2117	CHECKFPUEN();
nkeynes@359	2118	if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@669	2119	sh4_ftrv(&(DRF(FVn<<1)) );
nkeynes@359	2120	}
nkeynes@359	2121	}
nkeynes@359	2122	break;
nkeynes@359	2123	case 0x1:
nkeynes@359	2124	switch( (ir&0xC00) >> 10 ) {
nkeynes@359	2125	case 0x0:
nkeynes@359	2126	{ /* FSCHG */
nkeynes@359	2127	CHECKFPUEN(); sh4r.fpscr ^= FPSCR_SZ;
nkeynes@359	2128	}
nkeynes@359	2129	break;
nkeynes@359	2130	case 0x2:
nkeynes@359	2131	{ /* FRCHG */
nkeynes@374	2132	CHECKFPUEN();
nkeynes@374	2133	sh4r.fpscr ^= FPSCR_FR;
nkeynes@669	2134	sh4_switch_fr_banks();
nkeynes@359	2135	}
nkeynes@359	2136	break;
nkeynes@359	2137	case 0x3:
nkeynes@359	2138	{ /* UNDEF */
nkeynes@359	2139	UNDEF(ir);
nkeynes@359	2140	}
nkeynes@359	2141	break;
nkeynes@359	2142	default:
nkeynes@359	2143	UNDEF();
nkeynes@359	2144	break;
nkeynes@359	2145	}
nkeynes@359	2146	break;
nkeynes@359	2147	}
nkeynes@359	2148	break;
nkeynes@359	2149	}
nkeynes@359	2150	break;
nkeynes@359	2151	default:
nkeynes@359	2152	UNDEF();
nkeynes@359	2153	break;
nkeynes@359	2154	}
nkeynes@359	2155	break;
nkeynes@359	2156	case 0xE:
nkeynes@359	2157	{ /* FMAC FR0, FRm, FRn */
nkeynes@359	2158	uint32_t FRn = ((ir>>8)&0xF); uint32_t FRm = ((ir>>4)&0xF);
nkeynes@359	2159	CHECKFPUEN();
nkeynes@359	2160	if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359	2161	DR(FRn) += DR(FRm)*DR(0);
nkeynes@359	2162	} else {
nkeynes@359	2163	FR(FRn) += FR(FRm)*FR(0);
nkeynes@359	2164	}
nkeynes@359	2165	}
nkeynes@359	2166	break;
nkeynes@359	2167	default:
nkeynes@359	2168	UNDEF();
nkeynes@359	2169	break;
nkeynes@359	2170	}
nkeynes@359	2171	break;
nkeynes@359	2172	}
nkeynes@1	2173
nkeynes@1	2174	sh4r.pc = sh4r.new_pc;
nkeynes@1	2175	sh4r.new_pc += 2;
nkeynes@2	2176	sh4r.in_delay_slot = 0;
nkeynes@273	2177	return TRUE;
nkeynes@1	2178	}