Search
lxdream.org :: lxdream/src/pvr2/pvr2.c
lxdream 0.9.1
released Jun 29
Download Now
filename src/pvr2/pvr2.c
changeset 871:c0b7e21cb62b
prev867:3af8840d5d8c
next890:a9896953e9a1
author nkeynes
date Fri Oct 10 00:13:39 2008 +0000 (11 years ago)
permissions -rw-r--r--
last change Skip the texcache render-buffer alloc for now (due to various texture-format
complications), and write the buffer straight back to vram after rendering.
file annotate diff log raw
nkeynes@31
     1
/**
nkeynes@586
     2
 * $Id$
nkeynes@31
     3
 *
nkeynes@133
     4
 * PVR2 (Video) Core module implementation and MMIO registers.
nkeynes@31
     5
 *
nkeynes@31
     6
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@31
     7
 *
nkeynes@31
     8
 * This program is free software; you can redistribute it and/or modify
nkeynes@31
     9
 * it under the terms of the GNU General Public License as published by
nkeynes@31
    10
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@31
    11
 * (at your option) any later version.
nkeynes@31
    12
 *
nkeynes@31
    13
 * This program is distributed in the hope that it will be useful,
nkeynes@31
    14
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@31
    15
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@31
    16
 * GNU General Public License for more details.
nkeynes@31
    17
 */
nkeynes@35
    18
#define MODULE pvr2_module
nkeynes@31
    19
nkeynes@477
    20
#include <assert.h>
nkeynes@1
    21
#include "dream.h"
nkeynes@265
    22
#include "eventq.h"
nkeynes@144
    23
#include "display.h"
nkeynes@1
    24
#include "mem.h"
nkeynes@1
    25
#include "asic.h"
nkeynes@261
    26
#include "clock.h"
nkeynes@103
    27
#include "pvr2/pvr2.h"
nkeynes@677
    28
#include "pvr2/pvr2mmio.h"
nkeynes@669
    29
#include "pvr2/scene.h"
nkeynes@586
    30
#include "sh4/sh4.h"
nkeynes@1
    31
#define MMIO_IMPL
nkeynes@103
    32
#include "pvr2/pvr2mmio.h"
nkeynes@1
    33
nkeynes@502
    34
unsigned char *video_base;
nkeynes@1
    35
nkeynes@352
    36
#define MAX_RENDER_BUFFERS 4
nkeynes@352
    37
nkeynes@304
    38
#define HPOS_PER_FRAME 0
nkeynes@304
    39
#define HPOS_PER_LINECOUNT 1
nkeynes@304
    40
nkeynes@133
    41
static void pvr2_init( void );
nkeynes@133
    42
static void pvr2_reset( void );
nkeynes@133
    43
static uint32_t pvr2_run_slice( uint32_t );
nkeynes@133
    44
static void pvr2_save_state( FILE *f );
nkeynes@133
    45
static int pvr2_load_state( FILE *f );
nkeynes@265
    46
static void pvr2_update_raster_posn( uint32_t nanosecs );
nkeynes@304
    47
static void pvr2_schedule_scanline_event( int eventid, int line, int minimum_lines, int line_time_ns );
nkeynes@352
    48
static render_buffer_t pvr2_get_render_buffer( frame_buffer_t frame );
nkeynes@352
    49
static render_buffer_t pvr2_next_render_buffer( );
nkeynes@477
    50
static render_buffer_t pvr2_frame_buffer_to_render_buffer( frame_buffer_t frame );
nkeynes@265
    51
uint32_t pvr2_get_sync_status();
nkeynes@133
    52
nkeynes@94
    53
void pvr2_display_frame( void );
nkeynes@94
    54
nkeynes@477
    55
static int output_colour_formats[] = { COLFMT_BGRA1555, COLFMT_RGB565, COLFMT_BGR888, COLFMT_BGRA8888 };
nkeynes@856
    56
static int render_colour_formats[8] = {
nkeynes@856
    57
        COLFMT_BGRA1555, COLFMT_RGB565, COLFMT_BGRA4444, COLFMT_BGRA1555,
nkeynes@856
    58
        COLFMT_BGR888, COLFMT_BGRA8888, COLFMT_BGRA8888, COLFMT_BGRA4444 };
nkeynes@856
    59
nkeynes@161
    60
nkeynes@133
    61
struct dreamcast_module pvr2_module = { "PVR2", pvr2_init, pvr2_reset, NULL, 
nkeynes@736
    62
        pvr2_run_slice, NULL,
nkeynes@736
    63
        pvr2_save_state, pvr2_load_state };
nkeynes@133
    64
nkeynes@103
    65
nkeynes@144
    66
display_driver_t display_driver = NULL;
nkeynes@15
    67
nkeynes@133
    68
struct pvr2_state {
nkeynes@133
    69
    uint32_t frame_count;
nkeynes@133
    70
    uint32_t line_count;
nkeynes@133
    71
    uint32_t line_remainder;
nkeynes@265
    72
    uint32_t cycles_run; /* Cycles already executed prior to main time slice */
nkeynes@304
    73
    uint32_t irq_hpos_line;
nkeynes@304
    74
    uint32_t irq_hpos_line_count;
nkeynes@304
    75
    uint32_t irq_hpos_mode;
nkeynes@304
    76
    uint32_t irq_hpos_time_ns; /* Time within the line */
nkeynes@133
    77
    uint32_t irq_vpos1;
nkeynes@133
    78
    uint32_t irq_vpos2;
nkeynes@261
    79
    uint32_t odd_even_field; /* 1 = odd, 0 = even */
nkeynes@674
    80
    int32_t palette_changed; /* TRUE if palette has changed since last render */
nkeynes@261
    81
    /* timing */
nkeynes@261
    82
    uint32_t dot_clock;
nkeynes@261
    83
    uint32_t total_lines;
nkeynes@261
    84
    uint32_t line_size;
nkeynes@261
    85
    uint32_t line_time_ns;
nkeynes@261
    86
    uint32_t vsync_lines;
nkeynes@261
    87
    uint32_t hsync_width_ns;
nkeynes@261
    88
    uint32_t front_porch_ns;
nkeynes@261
    89
    uint32_t back_porch_ns;
nkeynes@265
    90
    uint32_t retrace_start_line;
nkeynes@265
    91
    uint32_t retrace_end_line;
nkeynes@674
    92
    int32_t interlaced;
nkeynes@133
    93
} pvr2_state;
nkeynes@15
    94
nkeynes@674
    95
static gchar *save_next_render_filename;
nkeynes@441
    96
static render_buffer_t render_buffers[MAX_RENDER_BUFFERS];
nkeynes@674
    97
static uint32_t render_buffer_count = 0;
nkeynes@441
    98
static render_buffer_t displayed_render_buffer = NULL;
nkeynes@545
    99
static uint32_t displayed_border_colour = 0;
nkeynes@133
   100
nkeynes@265
   101
/**
nkeynes@304
   102
 * Event handler for the hpos callback
nkeynes@265
   103
 */
nkeynes@304
   104
static void pvr2_hpos_callback( int eventid ) {
nkeynes@265
   105
    asic_event( eventid );
nkeynes@265
   106
    pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@304
   107
    if( pvr2_state.irq_hpos_mode == HPOS_PER_LINECOUNT ) {
nkeynes@736
   108
        pvr2_state.irq_hpos_line += pvr2_state.irq_hpos_line_count;
nkeynes@736
   109
        while( pvr2_state.irq_hpos_line > (pvr2_state.total_lines>>1) ) {
nkeynes@736
   110
            pvr2_state.irq_hpos_line -= (pvr2_state.total_lines>>1);
nkeynes@736
   111
        }
nkeynes@304
   112
    }
nkeynes@304
   113
    pvr2_schedule_scanline_event( eventid, pvr2_state.irq_hpos_line, 1, 
nkeynes@736
   114
                                  pvr2_state.irq_hpos_time_ns );
nkeynes@265
   115
}
nkeynes@265
   116
nkeynes@265
   117
/**
nkeynes@265
   118
 * Event handler for the scanline callbacks. Fires the corresponding
nkeynes@265
   119
 * ASIC event, and resets the timer for the next field.
nkeynes@265
   120
 */
nkeynes@850
   121
static void pvr2_scanline_callback( int eventid ) 
nkeynes@850
   122
{
nkeynes@265
   123
    asic_event( eventid );
nkeynes@265
   124
    pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@265
   125
    if( eventid == EVENT_SCANLINE1 ) {
nkeynes@736
   126
        pvr2_schedule_scanline_event( eventid, pvr2_state.irq_vpos1, 1, 0 );
nkeynes@265
   127
    } else {
nkeynes@736
   128
        pvr2_schedule_scanline_event( eventid, pvr2_state.irq_vpos2, 1, 0 );
nkeynes@265
   129
    }
nkeynes@265
   130
}
nkeynes@265
   131
nkeynes@850
   132
static void pvr2_gunpos_callback( int eventid ) 
nkeynes@850
   133
{
nkeynes@850
   134
    pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@850
   135
    int hpos = pvr2_state.line_remainder * pvr2_state.dot_clock / 1000000;
nkeynes@850
   136
    MMIO_WRITE( PVR2, GUNPOS, ((pvr2_state.line_count<<16)|(hpos&0x3FF)) );
nkeynes@850
   137
    asic_event( EVENT_MAPLE_DMA );
nkeynes@850
   138
}
nkeynes@850
   139
nkeynes@133
   140
static void pvr2_init( void )
nkeynes@1
   141
{
nkeynes@352
   142
    int i;
nkeynes@1
   143
    register_io_region( &mmio_region_PVR2 );
nkeynes@85
   144
    register_io_region( &mmio_region_PVR2PAL );
nkeynes@56
   145
    register_io_region( &mmio_region_PVR2TA );
nkeynes@304
   146
    register_event_callback( EVENT_HPOS, pvr2_hpos_callback );
nkeynes@265
   147
    register_event_callback( EVENT_SCANLINE1, pvr2_scanline_callback );
nkeynes@265
   148
    register_event_callback( EVENT_SCANLINE2, pvr2_scanline_callback );
nkeynes@850
   149
    register_event_callback( EVENT_GUNPOS, pvr2_gunpos_callback );
nkeynes@1
   150
    video_base = mem_get_region_by_name( MEM_REGION_VIDEO );
nkeynes@133
   151
    texcache_init();
nkeynes@133
   152
    pvr2_reset();
nkeynes@214
   153
    pvr2_ta_reset();
nkeynes@674
   154
    save_next_render_filename = NULL;
nkeynes@352
   155
    for( i=0; i<MAX_RENDER_BUFFERS; i++ ) {
nkeynes@736
   156
        render_buffers[i] = NULL;
nkeynes@352
   157
    }
nkeynes@352
   158
    render_buffer_count = 0;
nkeynes@441
   159
    displayed_render_buffer = NULL;
nkeynes@545
   160
    displayed_border_colour = 0;
nkeynes@133
   161
}
nkeynes@133
   162
nkeynes@133
   163
static void pvr2_reset( void )
nkeynes@133
   164
{
nkeynes@477
   165
    int i;
nkeynes@133
   166
    pvr2_state.line_count = 0;
nkeynes@133
   167
    pvr2_state.line_remainder = 0;
nkeynes@265
   168
    pvr2_state.cycles_run = 0;
nkeynes@133
   169
    pvr2_state.irq_vpos1 = 0;
nkeynes@133
   170
    pvr2_state.irq_vpos2 = 0;
nkeynes@265
   171
    pvr2_state.dot_clock = PVR2_DOT_CLOCK;
nkeynes@265
   172
    pvr2_state.back_porch_ns = 4000;
nkeynes@337
   173
    pvr2_state.palette_changed = FALSE;
nkeynes@265
   174
    mmio_region_PVR2_write( DISP_TOTAL, 0x0270035F );
nkeynes@265
   175
    mmio_region_PVR2_write( DISP_SYNCTIME, 0x07D6A53F );
nkeynes@284
   176
    mmio_region_PVR2_write( YUV_ADDR, 0 );
nkeynes@284
   177
    mmio_region_PVR2_write( YUV_CFG, 0 );
nkeynes@736
   178
nkeynes@133
   179
    pvr2_ta_init();
nkeynes@133
   180
    texcache_flush();
nkeynes@477
   181
    if( display_driver ) {
nkeynes@736
   182
        display_driver->display_blank(0);
nkeynes@736
   183
        for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   184
            display_driver->destroy_render_buffer(render_buffers[i]);
nkeynes@736
   185
            render_buffers[i] = NULL;
nkeynes@736
   186
        }
nkeynes@736
   187
        render_buffer_count = 0;
nkeynes@477
   188
    }
nkeynes@133
   189
}
nkeynes@133
   190
nkeynes@477
   191
void pvr2_save_render_buffer( FILE *f, render_buffer_t buffer )
nkeynes@477
   192
{
nkeynes@477
   193
    struct frame_buffer fbuf;
nkeynes@477
   194
nkeynes@477
   195
    fbuf.width = buffer->width;
nkeynes@477
   196
    fbuf.height = buffer->height;
nkeynes@477
   197
    fbuf.rowstride = fbuf.width*3;
nkeynes@477
   198
    fbuf.colour_format = COLFMT_BGR888;
nkeynes@477
   199
    fbuf.inverted = buffer->inverted;
nkeynes@477
   200
    fbuf.data = g_malloc0( buffer->width * buffer->height * 3 );
nkeynes@736
   201
nkeynes@477
   202
    display_driver->read_render_buffer( fbuf.data, buffer, fbuf.rowstride, COLFMT_BGR888 );
nkeynes@477
   203
    write_png_to_stream( f, &fbuf );
nkeynes@477
   204
    g_free( fbuf.data );
nkeynes@477
   205
nkeynes@477
   206
    fwrite( &buffer->rowstride, sizeof(buffer->rowstride), 1, f );
nkeynes@477
   207
    fwrite( &buffer->colour_format, sizeof(buffer->colour_format), 1, f );
nkeynes@477
   208
    fwrite( &buffer->address, sizeof(buffer->address), 1, f );
nkeynes@477
   209
    fwrite( &buffer->scale, sizeof(buffer->scale), 1, f );
nkeynes@674
   210
    int32_t flushed = (int32_t)buffer->flushed; // Force to 32-bits for save-file consistency
nkeynes@674
   211
    fwrite( &flushed, sizeof(flushed), 1, f );
nkeynes@736
   212
nkeynes@477
   213
}
nkeynes@477
   214
nkeynes@477
   215
render_buffer_t pvr2_load_render_buffer( FILE *f )
nkeynes@477
   216
{
nkeynes@477
   217
    frame_buffer_t frame = read_png_from_stream( f );
nkeynes@477
   218
    if( frame == NULL ) {
nkeynes@736
   219
        return NULL;
nkeynes@477
   220
    }
nkeynes@477
   221
nkeynes@477
   222
    render_buffer_t buffer = pvr2_frame_buffer_to_render_buffer(frame);
nkeynes@653
   223
    if( buffer != NULL ) {
nkeynes@674
   224
        int32_t flushed;
nkeynes@736
   225
        fread( &buffer->rowstride, sizeof(buffer->rowstride), 1, f );
nkeynes@736
   226
        fread( &buffer->colour_format, sizeof(buffer->colour_format), 1, f );
nkeynes@736
   227
        fread( &buffer->address, sizeof(buffer->address), 1, f );
nkeynes@736
   228
        fread( &buffer->scale, sizeof(buffer->scale), 1, f );
nkeynes@736
   229
        fread( &flushed, sizeof(flushed), 1, f );
nkeynes@736
   230
        buffer->flushed = (gboolean)flushed;
nkeynes@653
   231
    } else {
nkeynes@736
   232
        fseek( f, sizeof(buffer->rowstride)+sizeof(buffer->colour_format)+
nkeynes@736
   233
                sizeof(buffer->address)+sizeof(buffer->scale)+
nkeynes@736
   234
                sizeof(int32_t), SEEK_CUR );
nkeynes@653
   235
    }
nkeynes@477
   236
    return buffer;
nkeynes@477
   237
}
nkeynes@477
   238
nkeynes@477
   239
nkeynes@477
   240
nkeynes@477
   241
nkeynes@477
   242
void pvr2_save_render_buffers( FILE *f )
nkeynes@477
   243
{
nkeynes@477
   244
    int i;
nkeynes@674
   245
    uint32_t has_frontbuffer;
nkeynes@477
   246
    fwrite( &render_buffer_count, sizeof(render_buffer_count), 1, f );
nkeynes@477
   247
    if( displayed_render_buffer != NULL ) {
nkeynes@736
   248
        has_frontbuffer = 1;
nkeynes@736
   249
        fwrite( &has_frontbuffer, sizeof(has_frontbuffer), 1, f );
nkeynes@736
   250
        pvr2_save_render_buffer( f, displayed_render_buffer );
nkeynes@477
   251
    } else {
nkeynes@736
   252
        has_frontbuffer = 0;
nkeynes@736
   253
        fwrite( &has_frontbuffer, sizeof(has_frontbuffer), 1, f );
nkeynes@477
   254
    }
nkeynes@477
   255
nkeynes@477
   256
    for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   257
        if( render_buffers[i] != displayed_render_buffer && render_buffers[i] != NULL ) {
nkeynes@736
   258
            pvr2_save_render_buffer( f, render_buffers[i] );
nkeynes@736
   259
        }
nkeynes@477
   260
    }
nkeynes@477
   261
}
nkeynes@477
   262
nkeynes@477
   263
gboolean pvr2_load_render_buffers( FILE *f )
nkeynes@477
   264
{
nkeynes@674
   265
    uint32_t count, has_frontbuffer;
nkeynes@674
   266
    int i;
nkeynes@477
   267
nkeynes@477
   268
    fread( &count, sizeof(count), 1, f );
nkeynes@511
   269
    if( count > MAX_RENDER_BUFFERS ) {
nkeynes@736
   270
        return FALSE;
nkeynes@477
   271
    }
nkeynes@477
   272
    fread( &has_frontbuffer, sizeof(has_frontbuffer), 1, f );
nkeynes@477
   273
    for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   274
        display_driver->destroy_render_buffer(render_buffers[i]);
nkeynes@736
   275
        render_buffers[i] = NULL;
nkeynes@477
   276
    }
nkeynes@477
   277
    render_buffer_count = 0;
nkeynes@477
   278
nkeynes@477
   279
    if( has_frontbuffer ) {
nkeynes@736
   280
        displayed_render_buffer = pvr2_load_render_buffer(f);
nkeynes@867
   281
        if( displayed_render_buffer == NULL )
nkeynes@867
   282
        	return FALSE;
nkeynes@736
   283
        display_driver->display_render_buffer( displayed_render_buffer );
nkeynes@736
   284
        count--;
nkeynes@477
   285
    }
nkeynes@477
   286
nkeynes@477
   287
    for( i=0; i<count; i++ ) {
nkeynes@867
   288
        if( pvr2_load_render_buffer( f ) == NULL )
nkeynes@867
   289
        	return FALSE;
nkeynes@477
   290
    }
nkeynes@477
   291
    return TRUE;
nkeynes@477
   292
}
nkeynes@736
   293
nkeynes@477
   294
nkeynes@133
   295
static void pvr2_save_state( FILE *f )
nkeynes@133
   296
{
nkeynes@477
   297
    pvr2_save_render_buffers( f );
nkeynes@133
   298
    fwrite( &pvr2_state, sizeof(pvr2_state), 1, f );
nkeynes@193
   299
    pvr2_ta_save_state( f );
nkeynes@295
   300
    pvr2_yuv_save_state( f );
nkeynes@133
   301
}
nkeynes@133
   302
nkeynes@133
   303
static int pvr2_load_state( FILE *f )
nkeynes@133
   304
{
nkeynes@477
   305
    if( !pvr2_load_render_buffers(f) )
nkeynes@736
   306
        return 1;
nkeynes@153
   307
    if( fread( &pvr2_state, sizeof(pvr2_state), 1, f ) != 1 )
nkeynes@736
   308
        return 1;
nkeynes@295
   309
    if( pvr2_ta_load_state(f) ) {
nkeynes@736
   310
        return 1;
nkeynes@295
   311
    }
nkeynes@295
   312
    return pvr2_yuv_load_state(f);
nkeynes@133
   313
}
nkeynes@133
   314
nkeynes@265
   315
/**
nkeynes@265
   316
 * Update the current raster position to the given number of nanoseconds,
nkeynes@265
   317
 * relative to the last time slice. (ie the raster will be adjusted forward
nkeynes@265
   318
 * by nanosecs - nanosecs_already_run_this_timeslice)
nkeynes@265
   319
 */
nkeynes@265
   320
static void pvr2_update_raster_posn( uint32_t nanosecs )
nkeynes@265
   321
{
nkeynes@265
   322
    uint32_t old_line_count = pvr2_state.line_count;
nkeynes@265
   323
    if( pvr2_state.line_time_ns == 0 ) {
nkeynes@736
   324
        return; /* do nothing */
nkeynes@265
   325
    }
nkeynes@265
   326
    pvr2_state.line_remainder += (nanosecs - pvr2_state.cycles_run);
nkeynes@265
   327
    pvr2_state.cycles_run = nanosecs;
nkeynes@265
   328
    while( pvr2_state.line_remainder >= pvr2_state.line_time_ns ) {
nkeynes@736
   329
        pvr2_state.line_count ++;
nkeynes@736
   330
        pvr2_state.line_remainder -= pvr2_state.line_time_ns;
nkeynes@265
   331
    }
nkeynes@265
   332
nkeynes@265
   333
    if( pvr2_state.line_count >= pvr2_state.total_lines ) {
nkeynes@736
   334
        pvr2_state.line_count -= pvr2_state.total_lines;
nkeynes@736
   335
        if( pvr2_state.interlaced ) {
nkeynes@736
   336
            pvr2_state.odd_even_field = !pvr2_state.odd_even_field;
nkeynes@736
   337
        }
nkeynes@265
   338
    }
nkeynes@265
   339
    if( pvr2_state.line_count >= pvr2_state.retrace_end_line &&
nkeynes@736
   340
            (old_line_count < pvr2_state.retrace_end_line ||
nkeynes@736
   341
                    old_line_count > pvr2_state.line_count) ) {
nkeynes@736
   342
        pvr2_state.frame_count++;
nkeynes@736
   343
        pvr2_display_frame();
nkeynes@265
   344
    }
nkeynes@265
   345
}
nkeynes@265
   346
nkeynes@133
   347
static uint32_t pvr2_run_slice( uint32_t nanosecs ) 
nkeynes@133
   348
{
nkeynes@265
   349
    pvr2_update_raster_posn( nanosecs );
nkeynes@265
   350
    pvr2_state.cycles_run = 0;
nkeynes@133
   351
    return nanosecs;
nkeynes@133
   352
}
nkeynes@133
   353
nkeynes@133
   354
int pvr2_get_frame_count() 
nkeynes@133
   355
{
nkeynes@133
   356
    return pvr2_state.frame_count;
nkeynes@106
   357
}
nkeynes@106
   358
nkeynes@677
   359
void pvr2_redraw_display()
nkeynes@477
   360
{
nkeynes@677
   361
    if( display_driver != NULL ) {
nkeynes@677
   362
        if( displayed_render_buffer == NULL ) {
nkeynes@677
   363
            display_driver->display_blank(displayed_border_colour);
nkeynes@677
   364
        } else {
nkeynes@677
   365
            display_driver->display_render_buffer(displayed_render_buffer);
nkeynes@677
   366
        }
nkeynes@677
   367
    }
nkeynes@545
   368
}
nkeynes@545
   369
nkeynes@295
   370
gboolean pvr2_save_next_scene( const gchar *filename )
nkeynes@295
   371
{
nkeynes@674
   372
    if( save_next_render_filename != NULL ) {
nkeynes@736
   373
        g_free( save_next_render_filename );
nkeynes@295
   374
    } 
nkeynes@674
   375
    save_next_render_filename = g_strdup(filename);
nkeynes@295
   376
    return TRUE;
nkeynes@295
   377
}
nkeynes@295
   378
nkeynes@295
   379
nkeynes@295
   380
nkeynes@103
   381
/**
nkeynes@1
   382
 * Display the next frame, copying the current contents of video ram to
nkeynes@1
   383
 * the window. If the video configuration has changed, first recompute the
nkeynes@1
   384
 * new frame size/depth.
nkeynes@1
   385
 */
nkeynes@94
   386
void pvr2_display_frame( void )
nkeynes@1
   387
{
nkeynes@197
   388
    int dispmode = MMIO_READ( PVR2, DISP_MODE );
nkeynes@261
   389
    int vidcfg = MMIO_READ( PVR2, DISP_SYNCCFG );
nkeynes@335
   390
    gboolean bEnabled = (dispmode & DISPMODE_ENABLE) && (vidcfg & DISPCFG_VO ) ? TRUE : FALSE;
nkeynes@352
   391
nkeynes@352
   392
    if( display_driver == NULL ) {
nkeynes@736
   393
        return; /* can't really do anything much */
nkeynes@352
   394
    } else if( !bEnabled ) {
nkeynes@736
   395
        /* Output disabled == black */
nkeynes@736
   396
        displayed_render_buffer = NULL;
nkeynes@736
   397
        displayed_border_colour = 0;
nkeynes@736
   398
        display_driver->display_blank( 0 ); 
nkeynes@352
   399
    } else if( MMIO_READ( PVR2, DISP_CFG2 ) & 0x08 ) { 
nkeynes@736
   400
        /* Enabled but blanked - border colour */
nkeynes@736
   401
        displayed_border_colour = MMIO_READ( PVR2, DISP_BORDER );
nkeynes@736
   402
        displayed_render_buffer = NULL;
nkeynes@736
   403
        display_driver->display_blank( displayed_border_colour );
nkeynes@352
   404
    } else {
nkeynes@736
   405
        /* Real output - determine dimensions etc */
nkeynes@736
   406
        struct frame_buffer fbuf;
nkeynes@736
   407
        uint32_t dispsize = MMIO_READ( PVR2, DISP_SIZE );
nkeynes@736
   408
        int vid_stride = (((dispsize & DISPSIZE_MODULO) >> 20) - 1);
nkeynes@736
   409
        int vid_ppl = ((dispsize & DISPSIZE_PPL)) + 1;
nkeynes@352
   410
nkeynes@736
   411
        fbuf.colour_format = output_colour_formats[(dispmode & DISPMODE_COLFMT) >> 2];
nkeynes@736
   412
        fbuf.width = vid_ppl << 2 / colour_formats[fbuf.colour_format].bpp;
nkeynes@736
   413
        fbuf.height = ((dispsize & DISPSIZE_LPF) >> 10) + 1;
nkeynes@736
   414
        fbuf.size = vid_ppl << 2 * fbuf.height;
nkeynes@736
   415
        fbuf.rowstride = (vid_ppl + vid_stride) << 2;
nkeynes@352
   416
nkeynes@736
   417
        /* Determine the field to display, and deinterlace if possible */
nkeynes@736
   418
        if( pvr2_state.interlaced ) {
nkeynes@736
   419
            if( vid_ppl == vid_stride ) { /* Magic deinterlace */
nkeynes@736
   420
                fbuf.height = fbuf.height << 1;
nkeynes@736
   421
                fbuf.rowstride = vid_ppl << 2;
nkeynes@736
   422
                fbuf.address = MMIO_READ( PVR2, DISP_ADDR1 );
nkeynes@736
   423
            } else { 
nkeynes@736
   424
                /* Just display the field as is, folks. This is slightly tricky -
nkeynes@736
   425
                 * we pick the field based on which frame is about to come through,
nkeynes@736
   426
                 * which may not be the same as the odd_even_field.
nkeynes@736
   427
                 */
nkeynes@736
   428
                gboolean oddfield = pvr2_state.odd_even_field;
nkeynes@736
   429
                if( pvr2_state.line_count >= pvr2_state.retrace_start_line ) {
nkeynes@736
   430
                    oddfield = !oddfield;
nkeynes@736
   431
                }
nkeynes@736
   432
                if( oddfield ) {
nkeynes@736
   433
                    fbuf.address = MMIO_READ( PVR2, DISP_ADDR1 );
nkeynes@736
   434
                } else {
nkeynes@736
   435
                    fbuf.address = MMIO_READ( PVR2, DISP_ADDR2 );
nkeynes@736
   436
                }
nkeynes@736
   437
            }
nkeynes@736
   438
        } else {
nkeynes@736
   439
            fbuf.address = MMIO_READ( PVR2, DISP_ADDR1 );
nkeynes@736
   440
        }
nkeynes@736
   441
        fbuf.address = (fbuf.address & 0x00FFFFFF) + PVR2_RAM_BASE;
nkeynes@736
   442
        fbuf.inverted = FALSE;
nkeynes@736
   443
        fbuf.data = video_base + (fbuf.address&0x00FFFFFF);
nkeynes@352
   444
nkeynes@736
   445
        render_buffer_t rbuf = pvr2_get_render_buffer( &fbuf );
nkeynes@736
   446
        if( rbuf == NULL ) {
nkeynes@736
   447
            rbuf = pvr2_frame_buffer_to_render_buffer( &fbuf );
nkeynes@736
   448
        }
nkeynes@736
   449
        displayed_render_buffer = rbuf;
nkeynes@736
   450
        if( rbuf != NULL ) {
nkeynes@736
   451
            display_driver->display_render_buffer( rbuf );
nkeynes@736
   452
        }
nkeynes@1
   453
    }
nkeynes@1
   454
}
nkeynes@1
   455
nkeynes@197
   456
/**
nkeynes@197
   457
 * This has to handle every single register individually as they all get masked 
nkeynes@197
   458
 * off differently (and its easier to do it at write time)
nkeynes@197
   459
 */
nkeynes@1
   460
void mmio_region_PVR2_write( uint32_t reg, uint32_t val )
nkeynes@1
   461
{
nkeynes@1
   462
    if( reg >= 0x200 && reg < 0x600 ) { /* Fog table */
nkeynes@1
   463
        MMIO_WRITE( PVR2, reg, val );
nkeynes@1
   464
        return;
nkeynes@1
   465
    }
nkeynes@736
   466
nkeynes@1
   467
    switch(reg) {
nkeynes@189
   468
    case PVRID:
nkeynes@189
   469
    case PVRVER:
nkeynes@261
   470
    case GUNPOS: /* Read only registers */
nkeynes@736
   471
        break;
nkeynes@197
   472
    case PVRRESET:
nkeynes@736
   473
        val &= 0x00000007; /* Do stuff? */
nkeynes@736
   474
        MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   475
        break;
nkeynes@295
   476
    case RENDER_START: /* Don't really care what value */
nkeynes@736
   477
        if( save_next_render_filename != NULL ) {
nkeynes@736
   478
            if( pvr2_render_save_scene(save_next_render_filename) == 0 ) {
nkeynes@736
   479
                INFO( "Saved scene to %s", save_next_render_filename);
nkeynes@736
   480
            }
nkeynes@736
   481
            g_free( save_next_render_filename );
nkeynes@736
   482
            save_next_render_filename = NULL;
nkeynes@736
   483
        }
nkeynes@736
   484
        pvr2_scene_read();
nkeynes@736
   485
        render_buffer_t buffer = pvr2_next_render_buffer();
nkeynes@736
   486
        if( buffer != NULL ) {
nkeynes@736
   487
            pvr2_scene_render( buffer );
nkeynes@856
   488
            pvr2_finish_render_buffer( buffer );
nkeynes@871
   489
            if( buffer->address < PVR2_RAM_BASE ) {
nkeynes@871
   490
                // Flush immediately - optimize this later. Otherwise this gets
nkeynes@871
   491
                // complicated very quickly trying to second-guess how it's
nkeynes@871
   492
                // going to be used as a texture.
nkeynes@871
   493
                pvr2_render_buffer_copy_to_sh4( buffer );
nkeynes@871
   494
            }
nkeynes@736
   495
        }
nkeynes@736
   496
        asic_event( EVENT_PVR_RENDER_DONE );
nkeynes@736
   497
        break;
nkeynes@191
   498
    case RENDER_POLYBASE:
nkeynes@736
   499
        MMIO_WRITE( PVR2, reg, val&0x00F00000 );
nkeynes@736
   500
        break;
nkeynes@191
   501
    case RENDER_TSPCFG:
nkeynes@736
   502
        MMIO_WRITE( PVR2, reg, val&0x00010101 );
nkeynes@736
   503
        break;
nkeynes@197
   504
    case DISP_BORDER:
nkeynes@736
   505
        MMIO_WRITE( PVR2, reg, val&0x01FFFFFF );
nkeynes@736
   506
        break;
nkeynes@197
   507
    case DISP_MODE:
nkeynes@736
   508
        MMIO_WRITE( PVR2, reg, val&0x00FFFF7F );
nkeynes@736
   509
        break;
nkeynes@191
   510
    case RENDER_MODE:
nkeynes@736
   511
        MMIO_WRITE( PVR2, reg, val&0x00FFFF0F );
nkeynes@736
   512
        break;
nkeynes@191
   513
    case RENDER_SIZE:
nkeynes@736
   514
        MMIO_WRITE( PVR2, reg, val&0x000001FF );
nkeynes@736
   515
        break;
nkeynes@197
   516
    case DISP_ADDR1:
nkeynes@736
   517
        val &= 0x00FFFFFC;
nkeynes@736
   518
        MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   519
        pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@736
   520
        break;
nkeynes@197
   521
    case DISP_ADDR2:
nkeynes@736
   522
        MMIO_WRITE( PVR2, reg, val&0x00FFFFFC );
nkeynes@736
   523
        pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@736
   524
        break;
nkeynes@197
   525
    case DISP_SIZE:
nkeynes@736
   526
        MMIO_WRITE( PVR2, reg, val&0x3FFFFFFF );
nkeynes@736
   527
        break;
nkeynes@191
   528
    case RENDER_ADDR1:
nkeynes@191
   529
    case RENDER_ADDR2:
nkeynes@736
   530
        MMIO_WRITE( PVR2, reg, val&0x01FFFFFC );
nkeynes@736
   531
        break;
nkeynes@191
   532
    case RENDER_HCLIP:
nkeynes@736
   533
        MMIO_WRITE( PVR2, reg, val&0x07FF07FF );
nkeynes@736
   534
        break;
nkeynes@191
   535
    case RENDER_VCLIP:
nkeynes@736
   536
        MMIO_WRITE( PVR2, reg, val&0x03FF03FF );
nkeynes@736
   537
        break;
nkeynes@197
   538
    case DISP_HPOSIRQ:
nkeynes@736
   539
        MMIO_WRITE( PVR2, reg, val&0x03FF33FF );
nkeynes@736
   540
        pvr2_state.irq_hpos_line = val & 0x03FF;
nkeynes@736
   541
        pvr2_state.irq_hpos_time_ns = 2000000*((val>>16)&0x03FF)/pvr2_state.dot_clock;
nkeynes@736
   542
        pvr2_state.irq_hpos_mode = (val >> 12) & 0x03;
nkeynes@736
   543
        switch( pvr2_state.irq_hpos_mode ) {
nkeynes@736
   544
        case 3: /* Reserved - treat as 0 */
nkeynes@736
   545
        case 0: /* Once per frame at specified line */
nkeynes@736
   546
            pvr2_state.irq_hpos_mode = HPOS_PER_FRAME;
nkeynes@736
   547
            break;
nkeynes@736
   548
        case 2: /* Once per line - as per-line-count */
nkeynes@736
   549
            pvr2_state.irq_hpos_line = 1;
nkeynes@736
   550
            pvr2_state.irq_hpos_mode = 1;
nkeynes@736
   551
        case 1: /* Once per N lines */
nkeynes@736
   552
            pvr2_state.irq_hpos_line_count = pvr2_state.irq_hpos_line;
nkeynes@736
   553
            pvr2_state.irq_hpos_line = (pvr2_state.line_count >> 1) + 
nkeynes@736
   554
            pvr2_state.irq_hpos_line_count;
nkeynes@736
   555
            while( pvr2_state.irq_hpos_line > (pvr2_state.total_lines>>1) ) {
nkeynes@736
   556
                pvr2_state.irq_hpos_line -= (pvr2_state.total_lines>>1);
nkeynes@736
   557
            }
nkeynes@736
   558
            pvr2_state.irq_hpos_mode = HPOS_PER_LINECOUNT;
nkeynes@736
   559
        }
nkeynes@736
   560
        pvr2_schedule_scanline_event( EVENT_HPOS, pvr2_state.irq_hpos_line, 0,
nkeynes@736
   561
                                      pvr2_state.irq_hpos_time_ns );
nkeynes@736
   562
        break;
nkeynes@736
   563
        case DISP_VPOSIRQ:
nkeynes@736
   564
            val = val & 0x03FF03FF;
nkeynes@736
   565
            pvr2_state.irq_vpos1 = (val >> 16);
nkeynes@736
   566
            pvr2_state.irq_vpos2 = val & 0x03FF;
nkeynes@736
   567
            pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@736
   568
            pvr2_schedule_scanline_event( EVENT_SCANLINE1, pvr2_state.irq_vpos1, 0, 0 );
nkeynes@736
   569
            pvr2_schedule_scanline_event( EVENT_SCANLINE2, pvr2_state.irq_vpos2, 0, 0 );
nkeynes@736
   570
            MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   571
            break;
nkeynes@736
   572
        case RENDER_NEARCLIP:
nkeynes@736
   573
            MMIO_WRITE( PVR2, reg, val & 0x7FFFFFFF );
nkeynes@736
   574
            break;
nkeynes@736
   575
        case RENDER_SHADOW:
nkeynes@736
   576
            MMIO_WRITE( PVR2, reg, val&0x000001FF );
nkeynes@736
   577
            break;
nkeynes@736
   578
        case RENDER_OBJCFG:
nkeynes@736
   579
            MMIO_WRITE( PVR2, reg, val&0x003FFFFF );
nkeynes@736
   580
            break;
nkeynes@736
   581
        case RENDER_TSPCLIP:
nkeynes@736
   582
            MMIO_WRITE( PVR2, reg, val&0x7FFFFFFF );
nkeynes@736
   583
            break;
nkeynes@736
   584
        case RENDER_FARCLIP:
nkeynes@736
   585
            MMIO_WRITE( PVR2, reg, val&0xFFFFFFF0 );
nkeynes@736
   586
            break;
nkeynes@736
   587
        case RENDER_BGPLANE:
nkeynes@736
   588
            MMIO_WRITE( PVR2, reg, val&0x1FFFFFFF );
nkeynes@736
   589
            break;
nkeynes@736
   590
        case RENDER_ISPCFG:
nkeynes@736
   591
            MMIO_WRITE( PVR2, reg, val&0x00FFFFF9 );
nkeynes@736
   592
            break;
nkeynes@736
   593
        case VRAM_CFG1:
nkeynes@736
   594
            MMIO_WRITE( PVR2, reg, val&0x000000FF );
nkeynes@736
   595
            break;
nkeynes@736
   596
        case VRAM_CFG2:
nkeynes@736
   597
            MMIO_WRITE( PVR2, reg, val&0x003FFFFF );
nkeynes@736
   598
            break;
nkeynes@736
   599
        case VRAM_CFG3:
nkeynes@736
   600
            MMIO_WRITE( PVR2, reg, val&0x1FFFFFFF );
nkeynes@736
   601
            break;
nkeynes@736
   602
        case RENDER_FOGTBLCOL:
nkeynes@736
   603
        case RENDER_FOGVRTCOL:
nkeynes@736
   604
            MMIO_WRITE( PVR2, reg, val&0x00FFFFFF );
nkeynes@736
   605
            break;
nkeynes@736
   606
        case RENDER_FOGCOEFF:
nkeynes@736
   607
            MMIO_WRITE( PVR2, reg, val&0x0000FFFF );
nkeynes@736
   608
            break;
nkeynes@736
   609
        case RENDER_CLAMPHI:
nkeynes@736
   610
        case RENDER_CLAMPLO:
nkeynes@736
   611
            MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   612
            break;
nkeynes@736
   613
        case RENDER_TEXSIZE:
nkeynes@736
   614
            MMIO_WRITE( PVR2, reg, val&0x00031F1F );
nkeynes@736
   615
            break;
nkeynes@736
   616
        case RENDER_PALETTE:
nkeynes@736
   617
            MMIO_WRITE( PVR2, reg, val&0x00000003 );
nkeynes@736
   618
            break;
nkeynes@736
   619
        case RENDER_ALPHA_REF:
nkeynes@736
   620
            MMIO_WRITE( PVR2, reg, val&0x000000FF );
nkeynes@736
   621
            break;
nkeynes@736
   622
            /********** CRTC registers *************/
nkeynes@736
   623
        case DISP_HBORDER:
nkeynes@736
   624
        case DISP_VBORDER:
nkeynes@736
   625
            MMIO_WRITE( PVR2, reg, val&0x03FF03FF );
nkeynes@736
   626
            break;
nkeynes@736
   627
        case DISP_TOTAL:
nkeynes@736
   628
            val = val & 0x03FF03FF;
nkeynes@736
   629
            MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   630
            pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@736
   631
            pvr2_state.total_lines = (val >> 16) + 1;
nkeynes@736
   632
            pvr2_state.line_size = (val & 0x03FF) + 1;
nkeynes@736
   633
            pvr2_state.line_time_ns = 1000000 * pvr2_state.line_size / pvr2_state.dot_clock;
nkeynes@736
   634
            pvr2_state.retrace_end_line = 0x2A;
nkeynes@736
   635
            pvr2_state.retrace_start_line = pvr2_state.total_lines - 6;
nkeynes@736
   636
            pvr2_schedule_scanline_event( EVENT_SCANLINE1, pvr2_state.irq_vpos1, 0, 0 );
nkeynes@736
   637
            pvr2_schedule_scanline_event( EVENT_SCANLINE2, pvr2_state.irq_vpos2, 0, 0 );
nkeynes@736
   638
            pvr2_schedule_scanline_event( EVENT_HPOS, pvr2_state.irq_hpos_line, 0, 
nkeynes@736
   639
                                          pvr2_state.irq_hpos_time_ns );
nkeynes@736
   640
            break;
nkeynes@736
   641
        case DISP_SYNCCFG:
nkeynes@736
   642
            MMIO_WRITE( PVR2, reg, val&0x000003FF );
nkeynes@736
   643
            pvr2_state.interlaced = (val & 0x0010) ? TRUE : FALSE;
nkeynes@736
   644
            break;
nkeynes@736
   645
        case DISP_SYNCTIME:
nkeynes@736
   646
            pvr2_state.vsync_lines = (val >> 8) & 0x0F;
nkeynes@736
   647
            pvr2_state.hsync_width_ns = ((val & 0x7F) + 1) * 2000000 / pvr2_state.dot_clock;
nkeynes@736
   648
            MMIO_WRITE( PVR2, reg, val&0xFFFFFF7F );
nkeynes@736
   649
            break;
nkeynes@736
   650
        case DISP_CFG2:
nkeynes@736
   651
            MMIO_WRITE( PVR2, reg, val&0x003F01FF );
nkeynes@736
   652
            break;
nkeynes@736
   653
        case DISP_HPOS:
nkeynes@736
   654
            val = val & 0x03FF;
nkeynes@736
   655
            pvr2_state.front_porch_ns = (val + 1) * 1000000 / pvr2_state.dot_clock;
nkeynes@736
   656
            MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   657
            break;
nkeynes@736
   658
        case DISP_VPOS:
nkeynes@736
   659
            MMIO_WRITE( PVR2, reg, val&0x03FF03FF );
nkeynes@736
   660
            break;
nkeynes@261
   661
nkeynes@736
   662
            /*********** Tile accelerator registers ***********/
nkeynes@736
   663
        case TA_POLYPOS:
nkeynes@736
   664
        case TA_LISTPOS:
nkeynes@736
   665
            /* Readonly registers */
nkeynes@736
   666
            break;
nkeynes@736
   667
        case TA_TILEBASE:
nkeynes@736
   668
        case TA_LISTEND:
nkeynes@736
   669
        case TA_LISTBASE:
nkeynes@736
   670
            MMIO_WRITE( PVR2, reg, val&0x00FFFFE0 );
nkeynes@736
   671
            break;
nkeynes@736
   672
        case RENDER_TILEBASE:
nkeynes@736
   673
        case TA_POLYBASE:
nkeynes@736
   674
        case TA_POLYEND:
nkeynes@736
   675
            MMIO_WRITE( PVR2, reg, val&0x00FFFFFC );
nkeynes@736
   676
            break;
nkeynes@736
   677
        case TA_TILESIZE:
nkeynes@736
   678
            MMIO_WRITE( PVR2, reg, val&0x000F003F );
nkeynes@736
   679
            break;
nkeynes@736
   680
        case TA_TILECFG:
nkeynes@736
   681
            MMIO_WRITE( PVR2, reg, val&0x00133333 );
nkeynes@736
   682
            break;
nkeynes@736
   683
        case TA_INIT:
nkeynes@736
   684
            if( val & 0x80000000 )
nkeynes@736
   685
                pvr2_ta_init();
nkeynes@736
   686
            break;
nkeynes@736
   687
        case TA_REINIT:
nkeynes@736
   688
            break;
nkeynes@736
   689
            /**************** Scaler registers? ****************/
nkeynes@736
   690
        case RENDER_SCALER:
nkeynes@736
   691
            MMIO_WRITE( PVR2, reg, val&0x0007FFFF );
nkeynes@736
   692
            break;
nkeynes@261
   693
nkeynes@736
   694
        case YUV_ADDR:
nkeynes@736
   695
            val = val & 0x00FFFFF8;
nkeynes@736
   696
            MMIO_WRITE( PVR2, reg, val );
nkeynes@736
   697
            pvr2_yuv_init( val );
nkeynes@736
   698
            break;
nkeynes@736
   699
        case YUV_CFG:
nkeynes@736
   700
            MMIO_WRITE( PVR2, reg, val&0x01013F3F );
nkeynes@736
   701
            pvr2_yuv_set_config(val);
nkeynes@736
   702
            break;
nkeynes@261
   703
nkeynes@736
   704
            /**************** Unknowns ***************/
nkeynes@736
   705
        case PVRUNK1:
nkeynes@736
   706
            MMIO_WRITE( PVR2, reg, val&0x000007FF );
nkeynes@736
   707
            break;
nkeynes@736
   708
        case PVRUNK2:
nkeynes@736
   709
            MMIO_WRITE( PVR2, reg, val&0x00000007 );
nkeynes@736
   710
            break;
nkeynes@736
   711
        case PVRUNK3:
nkeynes@736
   712
            MMIO_WRITE( PVR2, reg, val&0x000FFF3F );
nkeynes@736
   713
            break;
nkeynes@736
   714
        case PVRUNK5:
nkeynes@736
   715
            MMIO_WRITE( PVR2, reg, val&0x0000FFFF );
nkeynes@736
   716
            break;
nkeynes@736
   717
        case PVRUNK7:
nkeynes@736
   718
            MMIO_WRITE( PVR2, reg, val&0x00000001 );
nkeynes@736
   719
            break;
nkeynes@736
   720
        case PVRUNK8:
nkeynes@736
   721
            MMIO_WRITE( PVR2, reg, val&0x0300FFFF );
nkeynes@736
   722
            break;
nkeynes@1
   723
    }
nkeynes@1
   724
}
nkeynes@1
   725
nkeynes@261
   726
/**
nkeynes@261
   727
 * Calculate the current read value of the syncstat register, using
nkeynes@261
   728
 * the current SH4 clock time as an offset from the last timeslice.
nkeynes@261
   729
 * The register reads (LSB to MSB) as:
nkeynes@261
   730
 *     0..9  Current scan line
nkeynes@261
   731
 *     10    Odd/even field (1 = odd, 0 = even)
nkeynes@261
   732
 *     11    Display active (including border and overscan)
nkeynes@261
   733
 *     12    Horizontal sync off
nkeynes@261
   734
 *     13    Vertical sync off
nkeynes@261
   735
 * Note this method is probably incorrect for anything other than straight
nkeynes@265
   736
 * interlaced PAL/NTSC, and needs further testing. 
nkeynes@261
   737
 */
nkeynes@261
   738
uint32_t pvr2_get_sync_status()
nkeynes@261
   739
{
nkeynes@265
   740
    pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@265
   741
    uint32_t result = pvr2_state.line_count;
nkeynes@261
   742
nkeynes@265
   743
    if( pvr2_state.odd_even_field ) {
nkeynes@736
   744
        result |= 0x0400;
nkeynes@261
   745
    }
nkeynes@265
   746
    if( (pvr2_state.line_count & 0x01) == pvr2_state.odd_even_field ) {
nkeynes@736
   747
        if( pvr2_state.line_remainder > pvr2_state.hsync_width_ns ) {
nkeynes@736
   748
            result |= 0x1000; /* !HSYNC */
nkeynes@736
   749
        }
nkeynes@736
   750
        if( pvr2_state.line_count >= pvr2_state.vsync_lines ) {
nkeynes@736
   751
            if( pvr2_state.line_remainder > pvr2_state.front_porch_ns ) {
nkeynes@736
   752
                result |= 0x2800; /* Display active */
nkeynes@736
   753
            } else {
nkeynes@736
   754
                result |= 0x2000; /* Front porch */
nkeynes@736
   755
            }
nkeynes@736
   756
        }
nkeynes@261
   757
    } else {
nkeynes@736
   758
        if( pvr2_state.line_count >= pvr2_state.vsync_lines ) {
nkeynes@736
   759
            if( pvr2_state.line_remainder < (pvr2_state.line_time_ns - pvr2_state.back_porch_ns)) {
nkeynes@736
   760
                result |= 0x3800; /* Display active */
nkeynes@736
   761
            } else {
nkeynes@736
   762
                result |= 0x3000;
nkeynes@736
   763
            }
nkeynes@736
   764
        } else {
nkeynes@736
   765
            result |= 0x1000; /* Back porch */
nkeynes@736
   766
        }
nkeynes@261
   767
    }
nkeynes@261
   768
    return result;
nkeynes@261
   769
}
nkeynes@261
   770
nkeynes@265
   771
/**
nkeynes@265
   772
 * Schedule a "scanline" event. This actually goes off at
nkeynes@265
   773
 * 2 * line in even fields and 2 * line + 1 in odd fields.
nkeynes@265
   774
 * Otherwise this behaves as per pvr2_schedule_line_event().
nkeynes@265
   775
 * The raster position should be updated before calling this
nkeynes@265
   776
 * method.
nkeynes@304
   777
 * @param eventid Event to fire at the specified time
nkeynes@304
   778
 * @param line Line on which to fire the event (this is 2n/2n+1 for interlaced
nkeynes@304
   779
 *  displays). 
nkeynes@304
   780
 * @param hpos_ns Nanoseconds into the line at which to fire.
nkeynes@265
   781
 */
nkeynes@304
   782
static void pvr2_schedule_scanline_event( int eventid, int line, int minimum_lines, int hpos_ns )
nkeynes@265
   783
{
nkeynes@265
   784
    uint32_t field = pvr2_state.odd_even_field;
nkeynes@265
   785
    if( line <= pvr2_state.line_count && pvr2_state.interlaced ) {
nkeynes@736
   786
        field = !field;
nkeynes@265
   787
    }
nkeynes@304
   788
    if( hpos_ns > pvr2_state.line_time_ns ) {
nkeynes@736
   789
        hpos_ns = pvr2_state.line_time_ns;
nkeynes@304
   790
    }
nkeynes@265
   791
nkeynes@265
   792
    line <<= 1;
nkeynes@265
   793
    if( field ) {
nkeynes@736
   794
        line += 1;
nkeynes@265
   795
    }
nkeynes@736
   796
nkeynes@274
   797
    if( line < pvr2_state.total_lines ) {
nkeynes@736
   798
        uint32_t lines;
nkeynes@736
   799
        uint32_t time;
nkeynes@736
   800
        if( line <= pvr2_state.line_count ) {
nkeynes@736
   801
            lines = (pvr2_state.total_lines - pvr2_state.line_count + line);
nkeynes@736
   802
        } else {
nkeynes@736
   803
            lines = (line - pvr2_state.line_count);
nkeynes@736
   804
        }
nkeynes@736
   805
        if( lines <= minimum_lines ) {
nkeynes@736
   806
            lines += pvr2_state.total_lines;
nkeynes@736
   807
        }
nkeynes@736
   808
        time = (lines * pvr2_state.line_time_ns) - pvr2_state.line_remainder + hpos_ns;
nkeynes@736
   809
        event_schedule( eventid, time );
nkeynes@274
   810
    } else {
nkeynes@736
   811
        event_cancel( eventid );
nkeynes@274
   812
    }
nkeynes@265
   813
}
nkeynes@265
   814
nkeynes@850
   815
void pvr2_queue_gun_event( int xpos, int ypos )
nkeynes@850
   816
{
nkeynes@850
   817
    pvr2_update_raster_posn(sh4r.slice_cycle);
nkeynes@850
   818
    pvr2_schedule_scanline_event( EVENT_GUNPOS, (ypos >> 1) + pvr2_state.vsync_lines, 0,  
nkeynes@850
   819
            (1000000 * xpos / pvr2_state.dot_clock) + pvr2_state.hsync_width_ns ); 
nkeynes@850
   820
}
nkeynes@850
   821
nkeynes@1
   822
MMIO_REGION_READ_FN( PVR2, reg )
nkeynes@1
   823
{
nkeynes@1
   824
    switch( reg ) {
nkeynes@736
   825
    case DISP_SYNCSTAT:
nkeynes@736
   826
        return pvr2_get_sync_status();
nkeynes@736
   827
    default:
nkeynes@736
   828
        return MMIO_READ( PVR2, reg );
nkeynes@1
   829
    }
nkeynes@1
   830
}
nkeynes@19
   831
nkeynes@337
   832
MMIO_REGION_WRITE_FN( PVR2PAL, reg, val )
nkeynes@337
   833
{
nkeynes@337
   834
    MMIO_WRITE( PVR2PAL, reg, val );
nkeynes@337
   835
    pvr2_state.palette_changed = TRUE;
nkeynes@337
   836
}
nkeynes@337
   837
nkeynes@337
   838
void pvr2_check_palette_changed()
nkeynes@337
   839
{
nkeynes@337
   840
    if( pvr2_state.palette_changed ) {
nkeynes@736
   841
        texcache_invalidate_palette();
nkeynes@736
   842
        pvr2_state.palette_changed = FALSE;
nkeynes@337
   843
    }
nkeynes@337
   844
}
nkeynes@337
   845
nkeynes@337
   846
MMIO_REGION_READ_DEFFN( PVR2PAL );
nkeynes@85
   847
nkeynes@19
   848
void pvr2_set_base_address( uint32_t base ) 
nkeynes@19
   849
{
nkeynes@197
   850
    mmio_region_PVR2_write( DISP_ADDR1, base );
nkeynes@19
   851
}
nkeynes@56
   852
nkeynes@56
   853
nkeynes@65
   854
nkeynes@98
   855
nkeynes@56
   856
int32_t mmio_region_PVR2TA_read( uint32_t reg )
nkeynes@56
   857
{
nkeynes@56
   858
    return 0xFFFFFFFF;
nkeynes@56
   859
}
nkeynes@56
   860
nkeynes@56
   861
void mmio_region_PVR2TA_write( uint32_t reg, uint32_t val )
nkeynes@56
   862
{
nkeynes@433
   863
    pvr2_ta_write( (unsigned char *)&val, sizeof(uint32_t) );
nkeynes@56
   864
}
nkeynes@56
   865
nkeynes@856
   866
render_buffer_t pvr2_create_render_buffer( sh4addr_t addr, int width, int height, GLuint tex_id )
nkeynes@856
   867
{
nkeynes@856
   868
    if( display_driver != NULL && display_driver->create_render_buffer != NULL ) {
nkeynes@856
   869
        render_buffer_t buffer = display_driver->create_render_buffer(width,height,tex_id);
nkeynes@856
   870
        buffer->address = addr;
nkeynes@856
   871
        return buffer;
nkeynes@856
   872
    }
nkeynes@856
   873
    return NULL;
nkeynes@856
   874
}
nkeynes@856
   875
nkeynes@856
   876
void pvr2_destroy_render_buffer( render_buffer_t buffer )
nkeynes@856
   877
{
nkeynes@856
   878
    if( !buffer->flushed )
nkeynes@856
   879
        pvr2_render_buffer_copy_to_sh4( buffer );
nkeynes@856
   880
     display_driver->destroy_render_buffer( buffer );
nkeynes@856
   881
}
nkeynes@856
   882
nkeynes@856
   883
void pvr2_finish_render_buffer( render_buffer_t buffer )
nkeynes@856
   884
{
nkeynes@856
   885
    display_driver->finish_render( buffer );
nkeynes@856
   886
}
nkeynes@856
   887
nkeynes@352
   888
/**
nkeynes@352
   889
 * Find the render buffer corresponding to the requested output frame
nkeynes@352
   890
 * (does not consider texture renders). 
nkeynes@352
   891
 * @return the render_buffer if found, or null if no such buffer.
nkeynes@352
   892
 *
nkeynes@352
   893
 * Note: Currently does not consider "partial matches", ie partial
nkeynes@352
   894
 * frame overlap - it probably needs to do this.
nkeynes@352
   895
 */
nkeynes@352
   896
render_buffer_t pvr2_get_render_buffer( frame_buffer_t frame )
nkeynes@352
   897
{
nkeynes@352
   898
    int i;
nkeynes@352
   899
    for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   900
        if( render_buffers[i] != NULL && render_buffers[i]->address == frame->address ) {
nkeynes@736
   901
            return render_buffers[i];
nkeynes@736
   902
        }
nkeynes@352
   903
    }
nkeynes@352
   904
    return NULL;
nkeynes@352
   905
}
nkeynes@352
   906
nkeynes@352
   907
/**
nkeynes@477
   908
 * Allocate a render buffer with the requested parameters.
nkeynes@477
   909
 * The order of preference is:
nkeynes@352
   910
 *   1. An existing buffer with the same address. (not flushed unless the new
nkeynes@352
   911
 * size is smaller than the old one).
nkeynes@352
   912
 *   2. An existing buffer with the same size chosen by LRU order. Old buffer
nkeynes@352
   913
 *       is flushed to vram.
nkeynes@352
   914
 *   3. A new buffer if one can be created.
nkeynes@352
   915
 *   4. The current display buff
nkeynes@352
   916
 * Note: The current display field(s) will never be overwritten except as a last
nkeynes@352
   917
 * resort.
nkeynes@352
   918
 */
nkeynes@477
   919
render_buffer_t pvr2_alloc_render_buffer( sh4addr_t render_addr, int width, int height )
nkeynes@352
   920
{
nkeynes@477
   921
    int i;
nkeynes@352
   922
    render_buffer_t result = NULL;
nkeynes@352
   923
nkeynes@352
   924
    /* Check existing buffers for an available buffer */
nkeynes@352
   925
    for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   926
        if( render_buffers[i]->width == width && render_buffers[i]->height == height ) {
nkeynes@736
   927
            /* needs to be the right dimensions */
nkeynes@736
   928
            if( render_buffers[i]->address == render_addr ) {
nkeynes@736
   929
                if( displayed_render_buffer == render_buffers[i] ) {
nkeynes@736
   930
                    /* Same address, but we can't use it because the
nkeynes@736
   931
                     * display has it. Mark it as unaddressed for later.
nkeynes@736
   932
                     */
nkeynes@736
   933
                    render_buffers[i]->address = -1;
nkeynes@736
   934
                } else {
nkeynes@736
   935
                    /* perfect */
nkeynes@736
   936
                    result = render_buffers[i];
nkeynes@736
   937
                    break;
nkeynes@736
   938
                }
nkeynes@736
   939
            } else if( render_buffers[i]->address == -1 && result == NULL && 
nkeynes@736
   940
                    displayed_render_buffer != render_buffers[i] ) {
nkeynes@736
   941
                result = render_buffers[i];
nkeynes@736
   942
            }
nkeynes@736
   943
nkeynes@736
   944
        } else if( render_buffers[i]->address == render_addr ) {
nkeynes@736
   945
            /* right address, wrong size - if it's larger, flush it, otherwise 
nkeynes@736
   946
             * nuke it quietly */
nkeynes@736
   947
            if( render_buffers[i]->width * render_buffers[i]->height >
nkeynes@736
   948
            width*height ) {
nkeynes@736
   949
                pvr2_render_buffer_copy_to_sh4( render_buffers[i] );
nkeynes@736
   950
            }
nkeynes@736
   951
            render_buffers[i]->address = -1;
nkeynes@736
   952
        }
nkeynes@352
   953
    }
nkeynes@352
   954
nkeynes@352
   955
    /* Nothing available - make one */
nkeynes@352
   956
    if( result == NULL ) {
nkeynes@736
   957
        if( render_buffer_count == MAX_RENDER_BUFFERS ) {
nkeynes@736
   958
            /* maximum buffers reached - need to throw one away */
nkeynes@736
   959
            uint32_t field1_addr = MMIO_READ( PVR2, DISP_ADDR1 );
nkeynes@736
   960
            uint32_t field2_addr = MMIO_READ( PVR2, DISP_ADDR2 );
nkeynes@736
   961
            for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
   962
                if( render_buffers[i]->address != field1_addr &&
nkeynes@736
   963
                        render_buffers[i]->address != field2_addr &&
nkeynes@736
   964
                        render_buffers[i] != displayed_render_buffer ) {
nkeynes@736
   965
                    /* Never throw away the current "front buffer(s)" */
nkeynes@736
   966
                    result = render_buffers[i];
nkeynes@871
   967
                    if( !result->flushed && result->address != -1 ) {
nkeynes@736
   968
                        pvr2_render_buffer_copy_to_sh4( result );
nkeynes@736
   969
                    }
nkeynes@736
   970
                    if( result->width != width || result->height != height ) {
nkeynes@736
   971
                        display_driver->destroy_render_buffer(render_buffers[i]);
nkeynes@805
   972
                        result = display_driver->create_render_buffer(width,height,0);
nkeynes@736
   973
                        render_buffers[i] = result;
nkeynes@736
   974
                    }
nkeynes@736
   975
                    break;
nkeynes@736
   976
                }
nkeynes@736
   977
            }
nkeynes@736
   978
        } else {
nkeynes@805
   979
            result = display_driver->create_render_buffer(width,height,0);
nkeynes@736
   980
            if( result != NULL ) { 
nkeynes@736
   981
                render_buffers[render_buffer_count++] = result;
nkeynes@736
   982
            }
nkeynes@736
   983
        }
nkeynes@352
   984
    }
nkeynes@352
   985
nkeynes@477
   986
    if( result != NULL ) {
nkeynes@736
   987
        result->address = render_addr;
nkeynes@477
   988
    }
nkeynes@352
   989
    return result;
nkeynes@352
   990
}
nkeynes@352
   991
nkeynes@352
   992
/**
nkeynes@477
   993
 * Allocate a render buffer based on the current rendering settings
nkeynes@477
   994
 */
nkeynes@477
   995
render_buffer_t pvr2_next_render_buffer()
nkeynes@477
   996
{
nkeynes@477
   997
    render_buffer_t result = NULL;
nkeynes@477
   998
    uint32_t render_addr = MMIO_READ( PVR2, RENDER_ADDR1 );
nkeynes@477
   999
    uint32_t render_mode = MMIO_READ( PVR2, RENDER_MODE );
nkeynes@477
  1000
    uint32_t render_scale = MMIO_READ( PVR2, RENDER_SCALER );
nkeynes@477
  1001
    uint32_t render_stride = MMIO_READ( PVR2, RENDER_SIZE ) << 3;
nkeynes@477
  1002
nkeynes@856
  1003
    int width = pvr2_scene_buffer_width();
nkeynes@856
  1004
    int height = pvr2_scene_buffer_height();
nkeynes@856
  1005
    int colour_format = render_colour_formats[render_mode&0x07];
nkeynes@856
  1006
nkeynes@477
  1007
    if( render_addr & 0x01000000 ) { /* vram64 */
nkeynes@736
  1008
        render_addr = (render_addr & 0x00FFFFFF) + PVR2_RAM_BASE_INT;
nkeynes@477
  1009
    } else { /* vram32 */
nkeynes@736
  1010
        render_addr = (render_addr & 0x00FFFFFF) + PVR2_RAM_BASE;
nkeynes@477
  1011
    }
nkeynes@871
  1012
    result = pvr2_alloc_render_buffer( render_addr, width, height );
nkeynes@871
  1013
    
nkeynes@477
  1014
    /* Setup the buffer */
nkeynes@477
  1015
    if( result != NULL ) {
nkeynes@736
  1016
        result->rowstride = render_stride;
nkeynes@736
  1017
        result->colour_format = colour_format;
nkeynes@736
  1018
        result->scale = render_scale;
nkeynes@736
  1019
        result->size = width * height * colour_formats[colour_format].bpp;
nkeynes@736
  1020
        result->flushed = FALSE;
nkeynes@736
  1021
        result->inverted = TRUE; // render buffers are inverted normally
nkeynes@477
  1022
    }
nkeynes@477
  1023
    return result;
nkeynes@477
  1024
}
nkeynes@477
  1025
nkeynes@477
  1026
static render_buffer_t pvr2_frame_buffer_to_render_buffer( frame_buffer_t frame )
nkeynes@477
  1027
{
nkeynes@477
  1028
    render_buffer_t result = pvr2_alloc_render_buffer( frame->address, frame->width, frame->height );
nkeynes@477
  1029
    if( result != NULL ) {
nkeynes@736
  1030
        int bpp = colour_formats[frame->colour_format].bpp;
nkeynes@736
  1031
        result->rowstride = frame->rowstride;
nkeynes@736
  1032
        result->colour_format = frame->colour_format;
nkeynes@736
  1033
        result->scale = 0x400;
nkeynes@736
  1034
        result->size = frame->width * frame->height * bpp;
nkeynes@736
  1035
        result->flushed = TRUE;
nkeynes@736
  1036
        result->inverted = frame->inverted;
nkeynes@736
  1037
        display_driver->load_frame_buffer( frame, result );
nkeynes@477
  1038
    }
nkeynes@477
  1039
    return result;
nkeynes@477
  1040
}
nkeynes@736
  1041
nkeynes@477
  1042
nkeynes@477
  1043
/**
nkeynes@352
  1044
 * Invalidate any caching on the supplied address. Specifically, if it falls
nkeynes@352
  1045
 * within any of the render buffers, flush the buffer back to PVR2 ram.
nkeynes@352
  1046
 */
nkeynes@352
  1047
gboolean pvr2_render_buffer_invalidate( sh4addr_t address, gboolean isWrite )
nkeynes@352
  1048
{
nkeynes@352
  1049
    int i;
nkeynes@352
  1050
    address = address & 0x1FFFFFFF;
nkeynes@352
  1051
    for( i=0; i<render_buffer_count; i++ ) {
nkeynes@736
  1052
        uint32_t bufaddr = render_buffers[i]->address;
nkeynes@736
  1053
        if( bufaddr != -1 && bufaddr <= address && 
nkeynes@736
  1054
                (bufaddr + render_buffers[i]->size) > address ) {
nkeynes@736
  1055
            if( !render_buffers[i]->flushed ) {
nkeynes@736
  1056
                pvr2_render_buffer_copy_to_sh4( render_buffers[i] );
nkeynes@736
  1057
            }
nkeynes@736
  1058
            if( isWrite ) {
nkeynes@736
  1059
                render_buffers[i]->address = -1; /* Invalid */
nkeynes@736
  1060
            }
nkeynes@736
  1061
            return TRUE; /* should never have overlapping buffers */
nkeynes@736
  1062
        }
nkeynes@352
  1063
    }
nkeynes@352
  1064
    return FALSE;
nkeynes@352
  1065
}
.