Search
lxdream.org :: lxdream/STATUS
lxdream 0.9.1
released Jun 29
Download Now
filename STATUS
changeset 176:8be4abcaa454
next354:8bf6587e1f9b
author nkeynes
date Wed Jan 03 09:00:17 2007 +0000 (17 years ago)
permissions -rw-r--r--
last change Adjust timers when they're read rather than waiting until the next time
slice. Also temporarily cut the CPU time by 4.
Initialize the FRQCR register to 0x0E0A for convenience
file annotate diff log raw
nkeynes@176
     1
Current status
nkeynes@176
     2
==============
nkeynes@176
     3
nkeynes@176
     4
General issues
nkeynes@176
     5
  - No dynamic recompilation yet
nkeynes@176
     6
  - Slow (not performance optimized yet at all. See above).
nkeynes@176
     7
  - No I/O timing whatsoever except at a timeslice level for audio/video.
nkeynes@176
     8
    (ie DMA, rendering, GD-Rom operations need to take > 0 ms to complete)
nkeynes@176
     9
nkeynes@176
    10
SH4 Core
nkeynes@176
    11
  + Base instruction set  (Complete?)
nkeynes@176
    12
  - No MMU support (address translation, TLB, etc)
nkeynes@176
    13
  - No user-mode support
nkeynes@176
    14
  - Not remotely cycle-correct timing
nkeynes@176
    15
nkeynes@176
    16
SH4 On-chip peripherals 
nkeynes@176
    17
  BSC
nkeynes@176
    18
    * Not implemented except for PCTRA/PDTRA, and that part is quite dodgy.
nkeynes@176
    19
  CPG
nkeynes@176
    20
    * Complete?
nkeynes@176
    21
  DMAC
nkeynes@176
    22
    * Implemented to extent needed by ASIC DMA, not fully complete
nkeynes@176
    23
  INTC
nkeynes@176
    24
    * Complete?
nkeynes@176
    25
  RTC
nkeynes@176
    26
    * Not implemented
nkeynes@176
    27
  SCI
nkeynes@176
    28
    * Not implemented (not even hooked up in the hardware?)
nkeynes@176
    29
  SCIF
nkeynes@176
    30
    * Complete? (not heavily tested)
nkeynes@176
    31
  TMU
nkeynes@176
    32
    * Complete?
nkeynes@176
    33
  UBC
nkeynes@176
    34
    * Not implemented
nkeynes@176
    35
nkeynes@176
    36
AICA SPU
nkeynes@176
    37
  ARM core
nkeynes@176
    38
    + Base instruction set (Complete?)
nkeynes@176
    39
    - No thumb support
nkeynes@176
    40
    - No system coprocessor support
nkeynes@176
    41
    - No cycle-correct timing
nkeynes@176
    42
  DSP
nkeynes@176
    43
    + Basic sound generation
nkeynes@176
    44
    - No waveform support
nkeynes@176
    45
    - No LFO support
nkeynes@176
    46
nkeynes@176
    47
PVR2 GPU
nkeynes@176
    48
  TA
nkeynes@176
    49
    + Quick-n-dirty hack job to store the TA command lists in the poly
nkeynes@176
    50
      buffer and nothing else. Not remotely correct. 
nkeynes@176
    51
    - Doesn't support 16-dword vertexes
nkeynes@176
    52
  Render
nkeynes@176
    53
    + Basic opaque and translucent polygon support
nkeynes@176
    54
    + Depth buffer, alpha blend, most poly modes
nkeynes@176
    55
    - No translucent poly sorting
nkeynes@176
    56
    - No modifier volumes
nkeynes@176
    57
    - No sprites
nkeynes@176
    58
    - No specular highlight
nkeynes@176
    59
    - No 16-dword vertexes
nkeynes@176
    60
  Texture
nkeynes@176
    61
    + Most texture formats supported
nkeynes@176
    62
    - No support for VQ decompression
nkeynes@176
    63
nkeynes@176
    64
GD-Rom
nkeynes@176
    65
  IDE interface
nkeynes@176
    66
    + Supports Ident, Set feature, and Packet (and no other IDE commands)
nkeynes@176
    67
    + Supports PIO and DMA modes
nkeynes@176
    68
  GD-Rom interface
nkeynes@176
    69
    + Supports Test ready, Ident, Read TOC, Read Session info, Sense request, and Read CD
nkeynes@176
    70
      commands
nkeynes@176
    71
    - other 20-odd commands not supported
nkeynes@176
    72
nkeynes@176
    73
Maple
nkeynes@176
    74
  + Maple bus complete?
nkeynes@176
    75
  + Standard DC controllers
nkeynes@176
    76
  - No support for VMU
nkeynes@176
    77
  - No support for other controller types (keyboard, mouse, gun, etc)
nkeynes@176
    78
nkeynes@176
    79
Network
nkeynes@176
    80
  - Not implemented
.