/**

 * $Id: ia64abi.in,v 1.20 2007-11-08 11:54:16 nkeynes Exp $

 * 

 * Provides the implementation for the ia32 ABI (eg prologue, epilogue, and

 * calling conventions)

 *

 * Copyright (c) 2007 Nathan Keynes.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */

#ifndef __lxdream_x86_64abi_H

#define __lxdream_x86_64abi_H 1

#define load_ptr( reg, ptr ) load_imm64( reg, (uint64_t)ptr );

/**

 * Note: clobbers EAX to make the indirect call - this isn't usually

 * a problem since the callee will usually clobber it anyway.

 * Size: 12 bytes

 */

#define CALL_FUNC0_SIZE 12

static inline void call_func0( void *ptr )

{

    load_imm64(R_EAX, (uint64_t)ptr);

    CALL_r32(R_EAX);

}

#define CALL_FUNC1_SIZE 14

static inline void call_func1( void *ptr, int arg1 )

{

    MOV_r32_r32(arg1, R_EDI);

    call_func0(ptr);

}

#define CALL_FUNC2_SIZE 16

static inline void call_func2( void *ptr, int arg1, int arg2 )

{

    MOV_r32_r32(arg1, R_EDI);

    MOV_r32_r32(arg2, R_ESI);

    call_func0(ptr);

}

#define MEM_WRITE_DOUBLE_SIZE 39

/**

 * Write a double (64-bit) value into memory, with the first word in arg2a, and

 * the second in arg2b

 */

static inline void MEM_WRITE_DOUBLE( int addr, int arg2a, int arg2b )

{

    PUSH_r32(arg2b);

    PUSH_r32(addr);

    call_func2(sh4_write_long, addr, arg2a);

    POP_r32(addr);

    POP_r32(arg2b);

    ADD_imm8s_r32(4, addr);

    call_func2(sh4_write_long, addr, arg2b);

}

#define MEM_READ_DOUBLE_SIZE 43

/**

 * Read a double (64-bit) value from memory, writing the first word into arg2a

 * and the second into arg2b. The addr must not be in EAX

 */

static inline void MEM_READ_DOUBLE( int addr, int arg2a, int arg2b )

{

    REXW(); SUB_imm8s_r32( 8, R_ESP );

    PUSH_r32(addr);

    call_func1(sh4_read_long, addr);

    POP_r32(R_EDI);

    PUSH_r32(R_EAX);

    ADD_imm8s_r32(4, R_EDI);

    call_func0(sh4_read_long);

    MOV_r32_r32(R_EAX, arg2b);

    POP_r32(arg2a);

    REXW(); ADD_imm8s_r32( 8, R_ESP );

}

/**

 * Emit the 'start of block' assembly. Sets up the stack frame and save

 * SI/DI as required

 */

void sh4_translate_begin_block( sh4addr_t pc ) 

{

    PUSH_r32(R_EBP);

    /* mov &sh4r, ebp */

    load_ptr( R_EBP, &sh4r );

    sh4_x86.in_delay_slot = FALSE;

    sh4_x86.priv_checked = FALSE;

    sh4_x86.fpuen_checked = FALSE;

    sh4_x86.branch_taken = FALSE;

    sh4_x86.backpatch_posn = 0;

    sh4_x86.block_start_pc = pc;

    sh4_x86.tstate = TSTATE_NONE;

}

/**

 * Exit the block with sh4r.pc already written

 * Bytes: 15

 */

void exit_block_pcset( pc )

{

    load_imm32( R_ECX, ((pc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5

    ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );    // 6

    load_spreg( R_EAX, REG_OFFSET(pc) );

    call_func1(xlat_get_code,R_EAX);

    POP_r32(R_EBP);

    RET();

}

#define EXIT_BLOCK_SIZE 35

/**

 * Exit the block to an absolute PC

 */

void exit_block( sh4addr_t pc, sh4addr_t endpc )

{

    load_imm32( R_ECX, pc );                            // 5

    store_spreg( R_ECX, REG_OFFSET(pc) );               // 3

    REXW(); MOV_moff32_EAX( xlat_get_lut_entry(pc) );

    REXW(); AND_imm8s_r32( 0xFC, R_EAX ); // 3

    load_imm32( R_ECX, ((endpc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5

    ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );     // 6

    POP_r32(R_EBP);

    RET();

}

/**

 * Write the block trailer (exception handling block)

 */

void sh4_translate_end_block( sh4addr_t pc ) {

    if( sh4_x86.branch_taken == FALSE ) {

	// Didn't exit unconditionally already, so write the termination here

	exit_block( pc, pc );

    }

    if( sh4_x86.backpatch_posn != 0 ) {

	uint8_t *end_ptr = xlat_output;

	// Exception termination. Jump block for various exception codes:

	load_imm32( R_EDI, EXC_DATA_ADDR_READ );

	JMP_rel8( 33, target1 );

	load_imm32( R_EDI, EXC_DATA_ADDR_WRITE );

	JMP_rel8( 26, target2 );

	load_imm32( R_EDI, EXC_ILLEGAL );

	JMP_rel8( 19, target3 );

	load_imm32( R_EDI, EXC_SLOT_ILLEGAL ); 

	JMP_rel8( 12, target4 );

	load_imm32( R_EDI, EXC_FPU_DISABLED ); 

	JMP_rel8( 5, target5 );

	load_imm32( R_EDI, EXC_SLOT_FPU_DISABLED );

	// target

	JMP_TARGET(target1);

	JMP_TARGET(target2);

	JMP_TARGET(target3);

	JMP_TARGET(target4);

	JMP_TARGET(target5);

	// Raise exception

	load_spreg( R_ECX, REG_OFFSET(pc) );

	ADD_r32_r32( R_EDX, R_ECX );

	ADD_r32_r32( R_EDX, R_ECX );

	store_spreg( R_ECX, REG_OFFSET(pc) );

	MOV_moff32_EAX( &sh4_cpu_period );

	MUL_r32( R_EDX );

	ADD_r32_sh4r( R_EAX, REG_OFFSET(slice_cycle) );

	call_func0( sh4_raise_exception );

	load_spreg( R_EAX, REG_OFFSET(pc) );

	call_func1(xlat_get_code,R_EAX);

	POP_r32(R_EBP);

	RET();

	sh4_x86_do_backpatch( end_ptr );

    }

}

#endif