Search
lxdream.org :: lxdream/src/sh4/mmu.c
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/mmu.c
changeset 955:e289b49c28f1
prev953:f4a156508ad1
next960:2f0819278fdb
author nkeynes
date Tue Jan 13 23:58:36 2009 +0000 (13 years ago)
permissions -rw-r--r--
last change Replace mmu_fix_urc with mmu_read_urc (slightly cleaner)
file annotate diff log raw
nkeynes@550
     1
/**
nkeynes@586
     2
 * $Id$
nkeynes@826
     3
 *
nkeynes@953
     4
 * SH4 MMU implementation based on address space page maps. This module
nkeynes@953
     5
 * is responsible for all address decoding functions. 
nkeynes@550
     6
 *
nkeynes@550
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@550
     8
 *
nkeynes@550
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@550
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@550
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@550
    12
 * (at your option) any later version.
nkeynes@550
    13
 *
nkeynes@550
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@550
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@550
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@550
    17
 * GNU General Public License for more details.
nkeynes@550
    18
 */
nkeynes@550
    19
#define MODULE sh4_module
nkeynes@550
    20
nkeynes@550
    21
#include <stdio.h>
nkeynes@915
    22
#include <assert.h>
nkeynes@550
    23
#include "sh4/sh4mmio.h"
nkeynes@550
    24
#include "sh4/sh4core.h"
nkeynes@669
    25
#include "sh4/sh4trans.h"
nkeynes@953
    26
#include "dreamcast.h"
nkeynes@550
    27
#include "mem.h"
nkeynes@953
    28
#include "mmu.h"
nkeynes@550
    29
nkeynes@953
    30
#define RAISE_TLB_ERROR(code, vpn) sh4_raise_tlb_exception(code, vpn)
nkeynes@586
    31
#define RAISE_MEM_ERROR(code, vpn) \
nkeynes@586
    32
    MMIO_WRITE(MMU, TEA, vpn); \
nkeynes@586
    33
    MMIO_WRITE(MMU, PTEH, ((MMIO_READ(MMU, PTEH) & 0x000003FF) | (vpn&0xFFFFFC00))); \
nkeynes@586
    34
    sh4_raise_exception(code);
nkeynes@953
    35
#define RAISE_TLB_MULTIHIT_ERROR(vpn) sh4_raise_tlb_multihit(vpn)
nkeynes@586
    36
nkeynes@953
    37
/* An entry is a 1K entry if it's one of the mmu_utlb_1k_pages entries */
nkeynes@953
    38
#define IS_1K_PAGE_ENTRY(ent)  ( ((uintptr_t)(((struct utlb_1k_entry *)ent) - &mmu_utlb_1k_pages[0])) < UTLB_ENTRY_COUNT )
nkeynes@586
    39
nkeynes@953
    40
/* Primary address space (used directly by SH4 cores) */
nkeynes@953
    41
mem_region_fn_t *sh4_address_space;
nkeynes@953
    42
mem_region_fn_t *sh4_user_address_space;
nkeynes@586
    43
nkeynes@953
    44
/* Accessed from the UTLB accessor methods */
nkeynes@953
    45
uint32_t mmu_urc;
nkeynes@953
    46
uint32_t mmu_urb;
nkeynes@953
    47
static gboolean mmu_urc_overflow; /* If true, urc was set >= urb */  
nkeynes@586
    48
nkeynes@953
    49
/* Module globals */
nkeynes@550
    50
static struct itlb_entry mmu_itlb[ITLB_ENTRY_COUNT];
nkeynes@550
    51
static struct utlb_entry mmu_utlb[UTLB_ENTRY_COUNT];
nkeynes@953
    52
static struct utlb_page_entry mmu_utlb_pages[UTLB_ENTRY_COUNT];
nkeynes@550
    53
static uint32_t mmu_lrui;
nkeynes@586
    54
static uint32_t mmu_asid; // current asid
nkeynes@953
    55
static struct utlb_default_regions *mmu_user_storequeue_regions;
nkeynes@550
    56
nkeynes@953
    57
/* Structures for 1K page handling */
nkeynes@953
    58
static struct utlb_1k_entry mmu_utlb_1k_pages[UTLB_ENTRY_COUNT];
nkeynes@953
    59
static int mmu_utlb_1k_free_list[UTLB_ENTRY_COUNT];
nkeynes@953
    60
static int mmu_utlb_1k_free_index;
nkeynes@915
    61
nkeynes@550
    62
nkeynes@953
    63
/* Function prototypes */
nkeynes@550
    64
static void mmu_invalidate_tlb();
nkeynes@953
    65
static void mmu_utlb_register_all();
nkeynes@953
    66
static void mmu_utlb_remove_entry(int);
nkeynes@953
    67
static void mmu_utlb_insert_entry(int);
nkeynes@953
    68
static void mmu_register_mem_region( uint32_t start, uint32_t end, mem_region_fn_t fn );
nkeynes@953
    69
static void mmu_register_user_mem_region( uint32_t start, uint32_t end, mem_region_fn_t fn );
nkeynes@953
    70
static void mmu_set_tlb_enabled( int tlb_on );
nkeynes@953
    71
static void mmu_set_tlb_asid( uint32_t asid );
nkeynes@953
    72
static void mmu_set_storequeue_protected( int protected, int tlb_on );
nkeynes@953
    73
static gboolean mmu_utlb_map_pages( mem_region_fn_t priv_page, mem_region_fn_t user_page, sh4addr_t start_addr, int npages );
nkeynes@953
    74
static void mmu_utlb_remap_pages( gboolean remap_priv, gboolean remap_user, int entryNo );
nkeynes@953
    75
static gboolean mmu_utlb_unmap_pages( gboolean unmap_priv, gboolean unmap_user, sh4addr_t start_addr, int npages );
nkeynes@953
    76
static gboolean mmu_ext_page_remapped( sh4addr_t page, mem_region_fn_t fn, void *user_data );
nkeynes@953
    77
static void mmu_utlb_1k_init();
nkeynes@953
    78
static struct utlb_1k_entry *mmu_utlb_1k_alloc();
nkeynes@953
    79
static void mmu_utlb_1k_free( struct utlb_1k_entry *entry );
nkeynes@955
    80
static int mmu_read_urc();
nkeynes@550
    81
nkeynes@953
    82
static void FASTCALL tlb_miss_read( sh4addr_t addr, void *exc );
nkeynes@953
    83
static int32_t FASTCALL tlb_protected_read( sh4addr_t addr, void *exc );
nkeynes@953
    84
static void FASTCALL tlb_protected_write( sh4addr_t addr, uint32_t val, void *exc );
nkeynes@953
    85
static void FASTCALL tlb_initial_write( sh4addr_t addr, uint32_t val, void *exc );
nkeynes@953
    86
static uint32_t get_tlb_size_mask( uint32_t flags );
nkeynes@953
    87
static uint32_t get_tlb_size_pages( uint32_t flags );
nkeynes@550
    88
nkeynes@953
    89
#define DEFAULT_REGIONS 0
nkeynes@953
    90
#define DEFAULT_STOREQUEUE_REGIONS 1
nkeynes@953
    91
#define DEFAULT_STOREQUEUE_SQMD_REGIONS 2
nkeynes@586
    92
nkeynes@953
    93
static struct utlb_default_regions mmu_default_regions[3] = {
nkeynes@953
    94
        { &mem_region_tlb_miss, &mem_region_tlb_protected, &mem_region_tlb_multihit },
nkeynes@953
    95
        { &p4_region_storequeue_miss, &p4_region_storequeue_protected, &p4_region_storequeue_multihit },
nkeynes@953
    96
        { &p4_region_storequeue_sqmd_miss, &p4_region_storequeue_sqmd_protected, &p4_region_storequeue_sqmd_multihit } };
nkeynes@550
    97
nkeynes@953
    98
#define IS_STOREQUEUE_PROTECTED() (mmu_user_storequeue_regions == &mmu_default_regions[DEFAULT_STOREQUEUE_SQMD_REGIONS])
nkeynes@550
    99
nkeynes@953
   100
/*********************** Module public functions ****************************/
nkeynes@550
   101
nkeynes@953
   102
/**
nkeynes@953
   103
 * Allocate memory for the address space maps, and initialize them according
nkeynes@953
   104
 * to the default (reset) values. (TLB is disabled by default)
nkeynes@953
   105
 */
nkeynes@953
   106
                           
nkeynes@826
   107
void MMU_init()
nkeynes@550
   108
{
nkeynes@953
   109
    sh4_address_space = mem_alloc_pages( sizeof(mem_region_fn_t) * 256 );
nkeynes@953
   110
    sh4_user_address_space = mem_alloc_pages( sizeof(mem_region_fn_t) * 256 );
nkeynes@953
   111
    mmu_user_storequeue_regions = &mmu_default_regions[DEFAULT_STOREQUEUE_REGIONS];
nkeynes@953
   112
    
nkeynes@953
   113
    mmu_set_tlb_enabled(0);
nkeynes@953
   114
    mmu_register_user_mem_region( 0x80000000, 0x00000000, &mem_region_address_error );
nkeynes@953
   115
    mmu_register_user_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue );                                
nkeynes@953
   116
    
nkeynes@953
   117
    /* Setup P4 tlb/cache access regions */
nkeynes@953
   118
    mmu_register_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue );
nkeynes@953
   119
    mmu_register_mem_region( 0xE4000000, 0xF0000000, &mem_region_unmapped );
nkeynes@953
   120
    mmu_register_mem_region( 0xF0000000, 0xF1000000, &p4_region_icache_addr );
nkeynes@953
   121
    mmu_register_mem_region( 0xF1000000, 0xF2000000, &p4_region_icache_data );
nkeynes@953
   122
    mmu_register_mem_region( 0xF2000000, 0xF3000000, &p4_region_itlb_addr );
nkeynes@953
   123
    mmu_register_mem_region( 0xF3000000, 0xF4000000, &p4_region_itlb_data );
nkeynes@953
   124
    mmu_register_mem_region( 0xF4000000, 0xF5000000, &p4_region_ocache_addr );
nkeynes@953
   125
    mmu_register_mem_region( 0xF5000000, 0xF6000000, &p4_region_ocache_data );
nkeynes@953
   126
    mmu_register_mem_region( 0xF6000000, 0xF7000000, &p4_region_utlb_addr );
nkeynes@953
   127
    mmu_register_mem_region( 0xF7000000, 0xF8000000, &p4_region_utlb_data );
nkeynes@953
   128
    mmu_register_mem_region( 0xF8000000, 0x00000000, &mem_region_unmapped );
nkeynes@953
   129
    
nkeynes@953
   130
    /* Setup P4 control region */
nkeynes@953
   131
    mmu_register_mem_region( 0xFF000000, 0xFF001000, &mmio_region_MMU.fn );
nkeynes@953
   132
    mmu_register_mem_region( 0xFF100000, 0xFF101000, &mmio_region_PMM.fn );
nkeynes@953
   133
    mmu_register_mem_region( 0xFF200000, 0xFF201000, &mmio_region_UBC.fn );
nkeynes@953
   134
    mmu_register_mem_region( 0xFF800000, 0xFF801000, &mmio_region_BSC.fn );
nkeynes@953
   135
    mmu_register_mem_region( 0xFF900000, 0xFFA00000, &mem_region_unmapped ); // SDMR2 + SDMR3
nkeynes@953
   136
    mmu_register_mem_region( 0xFFA00000, 0xFFA01000, &mmio_region_DMAC.fn );
nkeynes@953
   137
    mmu_register_mem_region( 0xFFC00000, 0xFFC01000, &mmio_region_CPG.fn );
nkeynes@953
   138
    mmu_register_mem_region( 0xFFC80000, 0xFFC81000, &mmio_region_RTC.fn );
nkeynes@953
   139
    mmu_register_mem_region( 0xFFD00000, 0xFFD01000, &mmio_region_INTC.fn );
nkeynes@953
   140
    mmu_register_mem_region( 0xFFD80000, 0xFFD81000, &mmio_region_TMU.fn );
nkeynes@953
   141
    mmu_register_mem_region( 0xFFE00000, 0xFFE01000, &mmio_region_SCI.fn );
nkeynes@953
   142
    mmu_register_mem_region( 0xFFE80000, 0xFFE81000, &mmio_region_SCIF.fn );
nkeynes@953
   143
    mmu_register_mem_region( 0xFFF00000, 0xFFF01000, &mem_region_unmapped ); // H-UDI
nkeynes@953
   144
    
nkeynes@953
   145
    register_mem_page_remapped_hook( mmu_ext_page_remapped, NULL );
nkeynes@953
   146
    mmu_utlb_1k_init();
nkeynes@953
   147
    
nkeynes@953
   148
    /* Ensure the code regions are executable */
nkeynes@953
   149
    mem_unprotect( mmu_utlb_pages, sizeof(mmu_utlb_pages) );
nkeynes@953
   150
    mem_unprotect( mmu_utlb_1k_pages, sizeof(mmu_utlb_1k_pages) );
nkeynes@550
   151
}
nkeynes@550
   152
nkeynes@550
   153
void MMU_reset()
nkeynes@550
   154
{
nkeynes@550
   155
    mmio_region_MMU_write( CCR, 0 );
nkeynes@586
   156
    mmio_region_MMU_write( MMUCR, 0 );
nkeynes@550
   157
}
nkeynes@550
   158
nkeynes@550
   159
void MMU_save_state( FILE *f )
nkeynes@550
   160
{
nkeynes@955
   161
    mmu_read_urc();   
nkeynes@550
   162
    fwrite( &mmu_itlb, sizeof(mmu_itlb), 1, f );
nkeynes@550
   163
    fwrite( &mmu_utlb, sizeof(mmu_utlb), 1, f );
nkeynes@586
   164
    fwrite( &mmu_urc, sizeof(mmu_urc), 1, f );
nkeynes@586
   165
    fwrite( &mmu_urb, sizeof(mmu_urb), 1, f );
nkeynes@586
   166
    fwrite( &mmu_lrui, sizeof(mmu_lrui), 1, f );
nkeynes@586
   167
    fwrite( &mmu_asid, sizeof(mmu_asid), 1, f );
nkeynes@550
   168
}
nkeynes@550
   169
nkeynes@550
   170
int MMU_load_state( FILE *f )
nkeynes@550
   171
{
nkeynes@550
   172
    if( fread( &mmu_itlb, sizeof(mmu_itlb), 1, f ) != 1 ) {
nkeynes@736
   173
        return 1;
nkeynes@550
   174
    }
nkeynes@550
   175
    if( fread( &mmu_utlb, sizeof(mmu_utlb), 1, f ) != 1 ) {
nkeynes@736
   176
        return 1;
nkeynes@550
   177
    }
nkeynes@586
   178
    if( fread( &mmu_urc, sizeof(mmu_urc), 1, f ) != 1 ) {
nkeynes@736
   179
        return 1;
nkeynes@586
   180
    }
nkeynes@586
   181
    if( fread( &mmu_urc, sizeof(mmu_urb), 1, f ) != 1 ) {
nkeynes@736
   182
        return 1;
nkeynes@586
   183
    }
nkeynes@586
   184
    if( fread( &mmu_lrui, sizeof(mmu_lrui), 1, f ) != 1 ) {
nkeynes@736
   185
        return 1;
nkeynes@586
   186
    }
nkeynes@586
   187
    if( fread( &mmu_asid, sizeof(mmu_asid), 1, f ) != 1 ) {
nkeynes@736
   188
        return 1;
nkeynes@586
   189
    }
nkeynes@953
   190
nkeynes@953
   191
    uint32_t mmucr = MMIO_READ(MMU,MMUCR);
nkeynes@953
   192
    mmu_urc_overflow = mmu_urc >= mmu_urb;
nkeynes@953
   193
    mmu_set_tlb_enabled(mmucr&MMUCR_AT);
nkeynes@953
   194
    mmu_set_storequeue_protected(mmucr&MMUCR_SQMD, mmucr&MMUCR_AT);
nkeynes@550
   195
    return 0;
nkeynes@550
   196
}
nkeynes@550
   197
nkeynes@550
   198
/**
nkeynes@550
   199
 * LDTLB instruction implementation. Copies PTEH, PTEL and PTEA into the UTLB
nkeynes@550
   200
 * entry identified by MMUCR.URC. Does not modify MMUCR or the ITLB.
nkeynes@550
   201
 */
nkeynes@550
   202
void MMU_ldtlb()
nkeynes@550
   203
{
nkeynes@955
   204
    int urc = mmu_read_urc();
nkeynes@955
   205
    if( mmu_utlb[urc].flags & TLB_VALID )
nkeynes@955
   206
        mmu_utlb_remove_entry( urc );
nkeynes@955
   207
    mmu_utlb[urc].vpn = MMIO_READ(MMU, PTEH) & 0xFFFFFC00;
nkeynes@955
   208
    mmu_utlb[urc].asid = MMIO_READ(MMU, PTEH) & 0x000000FF;
nkeynes@955
   209
    mmu_utlb[urc].ppn = MMIO_READ(MMU, PTEL) & 0x1FFFFC00;
nkeynes@955
   210
    mmu_utlb[urc].flags = MMIO_READ(MMU, PTEL) & 0x00001FF;
nkeynes@955
   211
    mmu_utlb[urc].pcmcia = MMIO_READ(MMU, PTEA);
nkeynes@955
   212
    mmu_utlb[urc].mask = get_tlb_size_mask(mmu_utlb[urc].flags);
nkeynes@955
   213
    if( mmu_utlb[urc].flags & TLB_VALID )
nkeynes@955
   214
        mmu_utlb_insert_entry( urc );
nkeynes@550
   215
}
nkeynes@550
   216
nkeynes@953
   217
nkeynes@953
   218
MMIO_REGION_READ_FN( MMU, reg )
nkeynes@953
   219
{
nkeynes@953
   220
    reg &= 0xFFF;
nkeynes@953
   221
    switch( reg ) {
nkeynes@953
   222
    case MMUCR:
nkeynes@955
   223
        return MMIO_READ( MMU, MMUCR) | (mmu_read_urc()<<10) | ((mmu_urb&0x3F)<<18) | (mmu_lrui<<26);
nkeynes@953
   224
    default:
nkeynes@953
   225
        return MMIO_READ( MMU, reg );
nkeynes@953
   226
    }
nkeynes@953
   227
}
nkeynes@953
   228
nkeynes@953
   229
MMIO_REGION_WRITE_FN( MMU, reg, val )
nkeynes@953
   230
{
nkeynes@953
   231
    uint32_t tmp;
nkeynes@953
   232
    reg &= 0xFFF;
nkeynes@953
   233
    switch(reg) {
nkeynes@953
   234
    case SH4VER:
nkeynes@953
   235
        return;
nkeynes@953
   236
    case PTEH:
nkeynes@953
   237
        val &= 0xFFFFFCFF;
nkeynes@953
   238
        if( (val & 0xFF) != mmu_asid ) {
nkeynes@953
   239
            mmu_set_tlb_asid( val&0xFF );
nkeynes@953
   240
            sh4_icache.page_vma = -1; // invalidate icache as asid has changed
nkeynes@953
   241
        }
nkeynes@953
   242
        break;
nkeynes@953
   243
    case PTEL:
nkeynes@953
   244
        val &= 0x1FFFFDFF;
nkeynes@953
   245
        break;
nkeynes@953
   246
    case PTEA:
nkeynes@953
   247
        val &= 0x0000000F;
nkeynes@953
   248
        break;
nkeynes@953
   249
    case TRA:
nkeynes@953
   250
        val &= 0x000003FC;
nkeynes@953
   251
        break;
nkeynes@953
   252
    case EXPEVT:
nkeynes@953
   253
    case INTEVT:
nkeynes@953
   254
        val &= 0x00000FFF;
nkeynes@953
   255
        break;
nkeynes@953
   256
    case MMUCR:
nkeynes@953
   257
        if( val & MMUCR_TI ) {
nkeynes@953
   258
            mmu_invalidate_tlb();
nkeynes@953
   259
        }
nkeynes@953
   260
        mmu_urc = (val >> 10) & 0x3F;
nkeynes@953
   261
        mmu_urb = (val >> 18) & 0x3F;
nkeynes@953
   262
        if( mmu_urb == 0 ) {
nkeynes@953
   263
            mmu_urb = 0x40;
nkeynes@953
   264
        } else if( mmu_urc >= mmu_urb ) {
nkeynes@953
   265
            mmu_urc_overflow = TRUE;
nkeynes@953
   266
        }
nkeynes@953
   267
        mmu_lrui = (val >> 26) & 0x3F;
nkeynes@953
   268
        val &= 0x00000301;
nkeynes@953
   269
        tmp = MMIO_READ( MMU, MMUCR );
nkeynes@953
   270
        if( (val ^ tmp) & (MMUCR_SQMD) ) {
nkeynes@953
   271
            mmu_set_storequeue_protected( val & MMUCR_SQMD, val&MMUCR_AT );
nkeynes@953
   272
        }
nkeynes@953
   273
        if( (val ^ tmp) & (MMUCR_AT) ) {
nkeynes@953
   274
            // AT flag has changed state - flush the xlt cache as all bets
nkeynes@953
   275
            // are off now. We also need to force an immediate exit from the
nkeynes@953
   276
            // current block
nkeynes@953
   277
            mmu_set_tlb_enabled( val & MMUCR_AT );
nkeynes@953
   278
            MMIO_WRITE( MMU, MMUCR, val );
nkeynes@953
   279
            sh4_core_exit( CORE_EXIT_FLUSH_ICACHE );
nkeynes@953
   280
            xlat_flush_cache(); // If we're not running, flush the cache anyway
nkeynes@953
   281
        }
nkeynes@953
   282
        break;
nkeynes@953
   283
    case CCR:
nkeynes@953
   284
        CCN_set_cache_control( val );
nkeynes@953
   285
        val &= 0x81A7;
nkeynes@953
   286
        break;
nkeynes@953
   287
    case MMUUNK1:
nkeynes@953
   288
        /* Note that if the high bit is set, this appears to reset the machine.
nkeynes@953
   289
         * Not emulating this behaviour yet until we know why...
nkeynes@953
   290
         */
nkeynes@953
   291
        val &= 0x00010007;
nkeynes@953
   292
        break;
nkeynes@953
   293
    case QACR0:
nkeynes@953
   294
    case QACR1:
nkeynes@953
   295
        val &= 0x0000001C;
nkeynes@953
   296
        break;
nkeynes@953
   297
    case PMCR1:
nkeynes@953
   298
        PMM_write_control(0, val);
nkeynes@953
   299
        val &= 0x0000C13F;
nkeynes@953
   300
        break;
nkeynes@953
   301
    case PMCR2:
nkeynes@953
   302
        PMM_write_control(1, val);
nkeynes@953
   303
        val &= 0x0000C13F;
nkeynes@953
   304
        break;
nkeynes@953
   305
    default:
nkeynes@953
   306
        break;
nkeynes@953
   307
    }
nkeynes@953
   308
    MMIO_WRITE( MMU, reg, val );
nkeynes@953
   309
}
nkeynes@953
   310
nkeynes@953
   311
/********************** 1K Page handling ***********************/
nkeynes@953
   312
/* Since we use 4K pages as our native page size, 1K pages need a bit of extra
nkeynes@953
   313
 * effort to manage - we justify this on the basis that most programs won't
nkeynes@953
   314
 * actually use 1K pages, so we may as well optimize for the common case.
nkeynes@953
   315
 * 
nkeynes@953
   316
 * Implementation uses an intermediate page entry (the utlb_1k_entry) that
nkeynes@953
   317
 * redirects requests to the 'real' page entry. These are allocated on an
nkeynes@953
   318
 * as-needed basis, and returned to the pool when all subpages are empty.
nkeynes@953
   319
 */ 
nkeynes@953
   320
static void mmu_utlb_1k_init()
nkeynes@953
   321
{
nkeynes@953
   322
    int i;
nkeynes@953
   323
    for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   324
        mmu_utlb_1k_free_list[i] = i;
nkeynes@953
   325
        mmu_utlb_1k_init_vtable( &mmu_utlb_1k_pages[i] );
nkeynes@953
   326
    }
nkeynes@953
   327
    mmu_utlb_1k_free_index = 0;
nkeynes@953
   328
}
nkeynes@953
   329
nkeynes@953
   330
static struct utlb_1k_entry *mmu_utlb_1k_alloc()
nkeynes@953
   331
{
nkeynes@953
   332
    assert( mmu_utlb_1k_free_index < UTLB_ENTRY_COUNT );
nkeynes@953
   333
    struct utlb_1k_entry *entry = &mmu_utlb_1k_pages[mmu_utlb_1k_free_index++];
nkeynes@953
   334
    return entry;
nkeynes@953
   335
}    
nkeynes@953
   336
nkeynes@953
   337
static void mmu_utlb_1k_free( struct utlb_1k_entry *ent )
nkeynes@953
   338
{
nkeynes@953
   339
    unsigned int entryNo = ent - &mmu_utlb_1k_pages[0];
nkeynes@953
   340
    assert( entryNo < UTLB_ENTRY_COUNT );
nkeynes@953
   341
    assert( mmu_utlb_1k_free_index > 0 );
nkeynes@953
   342
    mmu_utlb_1k_free_list[--mmu_utlb_1k_free_index] = entryNo;
nkeynes@953
   343
}
nkeynes@953
   344
nkeynes@953
   345
nkeynes@953
   346
/********************** Address space maintenance *************************/
nkeynes@953
   347
nkeynes@953
   348
/**
nkeynes@953
   349
 * MMU accessor functions just increment URC - fixup here if necessary
nkeynes@953
   350
 */
nkeynes@955
   351
static int mmu_read_urc()
nkeynes@953
   352
{
nkeynes@953
   353
    if( mmu_urc_overflow ) {
nkeynes@953
   354
        if( mmu_urc >= 0x40 ) {
nkeynes@953
   355
            mmu_urc_overflow = FALSE;
nkeynes@953
   356
            mmu_urc -= 0x40;
nkeynes@953
   357
            mmu_urc %= mmu_urb;
nkeynes@953
   358
        }
nkeynes@953
   359
    } else {
nkeynes@953
   360
        mmu_urc %= mmu_urb;
nkeynes@953
   361
    }
nkeynes@955
   362
    return mmu_urc;
nkeynes@953
   363
}
nkeynes@953
   364
nkeynes@953
   365
static void mmu_register_mem_region( uint32_t start, uint32_t end, mem_region_fn_t fn )
nkeynes@953
   366
{
nkeynes@953
   367
    int count = (end - start) >> 12;
nkeynes@953
   368
    mem_region_fn_t *ptr = &sh4_address_space[start>>12];
nkeynes@953
   369
    while( count-- > 0 ) {
nkeynes@953
   370
        *ptr++ = fn;
nkeynes@953
   371
    }
nkeynes@953
   372
}
nkeynes@953
   373
static void mmu_register_user_mem_region( uint32_t start, uint32_t end, mem_region_fn_t fn )
nkeynes@953
   374
{
nkeynes@953
   375
    int count = (end - start) >> 12;
nkeynes@953
   376
    mem_region_fn_t *ptr = &sh4_user_address_space[start>>12];
nkeynes@953
   377
    while( count-- > 0 ) {
nkeynes@953
   378
        *ptr++ = fn;
nkeynes@953
   379
    }
nkeynes@953
   380
}
nkeynes@953
   381
nkeynes@953
   382
static gboolean mmu_ext_page_remapped( sh4addr_t page, mem_region_fn_t fn, void *user_data )
nkeynes@953
   383
{
nkeynes@953
   384
    int i;
nkeynes@953
   385
    if( (MMIO_READ(MMU,MMUCR)) & MMUCR_AT ) {
nkeynes@953
   386
        /* TLB on */
nkeynes@953
   387
        sh4_address_space[(page|0x80000000)>>12] = fn; /* Direct map to P1 and P2 */
nkeynes@953
   388
        sh4_address_space[(page|0xA0000000)>>12] = fn;
nkeynes@953
   389
        /* Scan UTLB and update any direct-referencing entries */
nkeynes@953
   390
    } else {
nkeynes@953
   391
        /* Direct map to U0, P0, P1, P2, P3 */
nkeynes@953
   392
        for( i=0; i<= 0xC0000000; i+= 0x20000000 ) {
nkeynes@953
   393
            sh4_address_space[(page|i)>>12] = fn;
nkeynes@953
   394
        }
nkeynes@953
   395
        for( i=0; i < 0x80000000; i+= 0x20000000 ) {
nkeynes@953
   396
            sh4_user_address_space[(page|i)>>12] = fn;
nkeynes@953
   397
        }
nkeynes@953
   398
    }
nkeynes@953
   399
}
nkeynes@953
   400
nkeynes@953
   401
static void mmu_set_tlb_enabled( int tlb_on )
nkeynes@953
   402
{
nkeynes@953
   403
    mem_region_fn_t *ptr, *uptr;
nkeynes@953
   404
    int i;
nkeynes@953
   405
    
nkeynes@953
   406
    /* Reset the storequeue area */
nkeynes@953
   407
nkeynes@953
   408
    if( tlb_on ) {
nkeynes@953
   409
        mmu_register_mem_region(0x00000000, 0x80000000, &mem_region_tlb_miss );
nkeynes@953
   410
        mmu_register_mem_region(0xC0000000, 0xE0000000, &mem_region_tlb_miss );
nkeynes@953
   411
        mmu_register_user_mem_region(0x00000000, 0x80000000, &mem_region_tlb_miss );
nkeynes@953
   412
        
nkeynes@953
   413
        /* Default SQ prefetch goes to TLB miss (?) */
nkeynes@953
   414
        mmu_register_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue_miss );
nkeynes@953
   415
        mmu_register_user_mem_region( 0xE0000000, 0xE4000000, mmu_user_storequeue_regions->tlb_miss );
nkeynes@953
   416
        mmu_utlb_register_all();
nkeynes@953
   417
    } else {
nkeynes@953
   418
        for( i=0, ptr = sh4_address_space; i<7; i++, ptr += LXDREAM_PAGE_TABLE_ENTRIES ) {
nkeynes@953
   419
            memcpy( ptr, ext_address_space, sizeof(mem_region_fn_t) * LXDREAM_PAGE_TABLE_ENTRIES );
nkeynes@953
   420
        }
nkeynes@953
   421
        for( i=0, ptr = sh4_user_address_space; i<4; i++, ptr += LXDREAM_PAGE_TABLE_ENTRIES ) {
nkeynes@953
   422
            memcpy( ptr, ext_address_space, sizeof(mem_region_fn_t) * LXDREAM_PAGE_TABLE_ENTRIES );
nkeynes@953
   423
        }
nkeynes@953
   424
nkeynes@953
   425
        mmu_register_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue );
nkeynes@953
   426
        if( IS_STOREQUEUE_PROTECTED() ) {
nkeynes@953
   427
            mmu_register_user_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue_sqmd );
nkeynes@953
   428
        } else {
nkeynes@953
   429
            mmu_register_user_mem_region( 0xE0000000, 0xE4000000, &p4_region_storequeue );
nkeynes@953
   430
        }
nkeynes@953
   431
    }
nkeynes@953
   432
    
nkeynes@953
   433
}
nkeynes@953
   434
nkeynes@953
   435
/**
nkeynes@953
   436
 * Flip the SQMD switch - this is rather expensive, so will need to be changed if
nkeynes@953
   437
 * anything expects to do this frequently.
nkeynes@953
   438
 */
nkeynes@953
   439
static void mmu_set_storequeue_protected( int protected, int tlb_on ) 
nkeynes@953
   440
{
nkeynes@953
   441
    mem_region_fn_t nontlb_region;
nkeynes@953
   442
    int i;
nkeynes@953
   443
nkeynes@953
   444
    if( protected ) {
nkeynes@953
   445
        mmu_user_storequeue_regions = &mmu_default_regions[DEFAULT_STOREQUEUE_SQMD_REGIONS];
nkeynes@953
   446
        nontlb_region = &p4_region_storequeue_sqmd;
nkeynes@953
   447
    } else {
nkeynes@953
   448
        mmu_user_storequeue_regions = &mmu_default_regions[DEFAULT_STOREQUEUE_REGIONS];
nkeynes@953
   449
        nontlb_region = &p4_region_storequeue; 
nkeynes@953
   450
    }
nkeynes@953
   451
nkeynes@953
   452
    if( tlb_on ) {
nkeynes@953
   453
        mmu_register_user_mem_region( 0xE0000000, 0xE4000000, mmu_user_storequeue_regions->tlb_miss );
nkeynes@953
   454
        for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   455
            if( (mmu_utlb[i].vpn & 0xFC000000) == 0xE0000000 ) {
nkeynes@953
   456
                mmu_utlb_insert_entry(i);
nkeynes@953
   457
            }
nkeynes@953
   458
        }
nkeynes@953
   459
    } else {
nkeynes@953
   460
        mmu_register_user_mem_region( 0xE0000000, 0xE4000000, nontlb_region ); 
nkeynes@953
   461
    }
nkeynes@953
   462
    
nkeynes@953
   463
}
nkeynes@953
   464
nkeynes@953
   465
static void mmu_set_tlb_asid( uint32_t asid )
nkeynes@953
   466
{
nkeynes@953
   467
    /* Scan for pages that need to be remapped */
nkeynes@953
   468
    int i;
nkeynes@953
   469
    if( IS_SV_ENABLED() ) {
nkeynes@953
   470
        for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   471
            if( mmu_utlb[i].flags & TLB_VALID ) {
nkeynes@953
   472
                if( (mmu_utlb[i].flags & TLB_SHARE) == 0 ) {
nkeynes@953
   473
                    if( mmu_utlb[i].asid == mmu_asid ) { // Matches old ASID - unmap out
nkeynes@953
   474
                        if( !mmu_utlb_unmap_pages( FALSE, TRUE, mmu_utlb[i].vpn&mmu_utlb[i].mask,
nkeynes@953
   475
                                get_tlb_size_pages(mmu_utlb[i].flags) ) )
nkeynes@953
   476
                            mmu_utlb_remap_pages( FALSE, TRUE, i );
nkeynes@953
   477
                    } else if( mmu_utlb[i].asid == asid ) { // Matches new ASID - map in
nkeynes@953
   478
                        mmu_utlb_map_pages( NULL, mmu_utlb_pages[i].user_fn, 
nkeynes@953
   479
                                mmu_utlb[i].vpn&mmu_utlb[i].mask, 
nkeynes@953
   480
                                get_tlb_size_pages(mmu_utlb[i].flags) );  
nkeynes@953
   481
                    }
nkeynes@953
   482
                }
nkeynes@953
   483
            }
nkeynes@953
   484
        }
nkeynes@953
   485
    } else {
nkeynes@953
   486
        // Remap both Priv+user pages
nkeynes@953
   487
        for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   488
            if( mmu_utlb[i].flags & TLB_VALID ) {
nkeynes@953
   489
                if( (mmu_utlb[i].flags & TLB_SHARE) == 0 ) {
nkeynes@953
   490
                    if( mmu_utlb[i].asid == mmu_asid ) { // Matches old ASID - unmap out
nkeynes@953
   491
                        if( !mmu_utlb_unmap_pages( TRUE, TRUE, mmu_utlb[i].vpn&mmu_utlb[i].mask,
nkeynes@953
   492
                                get_tlb_size_pages(mmu_utlb[i].flags) ) )
nkeynes@953
   493
                            mmu_utlb_remap_pages( TRUE, TRUE, i );
nkeynes@953
   494
                    } else if( mmu_utlb[i].asid == asid ) { // Matches new ASID - map in
nkeynes@953
   495
                        mmu_utlb_map_pages( &mmu_utlb_pages[i].fn, mmu_utlb_pages[i].user_fn, 
nkeynes@953
   496
                                mmu_utlb[i].vpn&mmu_utlb[i].mask, 
nkeynes@953
   497
                                get_tlb_size_pages(mmu_utlb[i].flags) );  
nkeynes@953
   498
                    }
nkeynes@953
   499
                }
nkeynes@953
   500
            }
nkeynes@953
   501
        }
nkeynes@953
   502
    }
nkeynes@953
   503
    
nkeynes@953
   504
    mmu_asid = asid;
nkeynes@953
   505
}
nkeynes@953
   506
nkeynes@953
   507
static uint32_t get_tlb_size_mask( uint32_t flags )
nkeynes@953
   508
{
nkeynes@953
   509
    switch( flags & TLB_SIZE_MASK ) {
nkeynes@953
   510
    case TLB_SIZE_1K: return MASK_1K;
nkeynes@953
   511
    case TLB_SIZE_4K: return MASK_4K;
nkeynes@953
   512
    case TLB_SIZE_64K: return MASK_64K;
nkeynes@953
   513
    case TLB_SIZE_1M: return MASK_1M;
nkeynes@953
   514
    default: return 0; /* Unreachable */
nkeynes@953
   515
    }
nkeynes@953
   516
}
nkeynes@953
   517
static uint32_t get_tlb_size_pages( uint32_t flags )
nkeynes@953
   518
{
nkeynes@953
   519
    switch( flags & TLB_SIZE_MASK ) {
nkeynes@953
   520
    case TLB_SIZE_1K: return 0;
nkeynes@953
   521
    case TLB_SIZE_4K: return 1;
nkeynes@953
   522
    case TLB_SIZE_64K: return 16;
nkeynes@953
   523
    case TLB_SIZE_1M: return 256;
nkeynes@953
   524
    default: return 0; /* Unreachable */
nkeynes@953
   525
    }
nkeynes@953
   526
}
nkeynes@953
   527
nkeynes@953
   528
/**
nkeynes@953
   529
 * Add a new TLB entry mapping to the address space table. If any of the pages
nkeynes@953
   530
 * are already mapped, they are mapped to the TLB multi-hit page instead.
nkeynes@953
   531
 * @return FALSE if a TLB multihit situation was detected, otherwise TRUE.
nkeynes@953
   532
 */ 
nkeynes@953
   533
static gboolean mmu_utlb_map_pages( mem_region_fn_t priv_page, mem_region_fn_t user_page, sh4addr_t start_addr, int npages )
nkeynes@953
   534
{
nkeynes@953
   535
    mem_region_fn_t *ptr = &sh4_address_space[start_addr >> 12];
nkeynes@953
   536
    mem_region_fn_t *uptr = &sh4_user_address_space[start_addr >> 12];
nkeynes@953
   537
    struct utlb_default_regions *privdefs = &mmu_default_regions[DEFAULT_REGIONS];
nkeynes@953
   538
    struct utlb_default_regions *userdefs = privdefs;    
nkeynes@953
   539
    
nkeynes@953
   540
    gboolean mapping_ok = TRUE;
nkeynes@953
   541
    int i;
nkeynes@953
   542
    
nkeynes@953
   543
    if( (start_addr & 0xFC000000) == 0xE0000000 ) {
nkeynes@953
   544
        /* Storequeue mapping */
nkeynes@953
   545
        privdefs = &mmu_default_regions[DEFAULT_STOREQUEUE_REGIONS];
nkeynes@953
   546
        userdefs = mmu_user_storequeue_regions;
nkeynes@953
   547
    } else if( (start_addr & 0xE0000000) == 0xC0000000 ) {
nkeynes@953
   548
        user_page = NULL; /* No user access to P3 region */
nkeynes@953
   549
    } else if( start_addr >= 0x80000000 ) {
nkeynes@953
   550
        return TRUE; // No mapping - legal but meaningless
nkeynes@953
   551
    }
nkeynes@953
   552
nkeynes@953
   553
    if( npages == 0 ) {
nkeynes@953
   554
        struct utlb_1k_entry *ent;
nkeynes@953
   555
        int i, idx = (start_addr >> 10) & 0x03;
nkeynes@953
   556
        if( IS_1K_PAGE_ENTRY(*ptr) ) {
nkeynes@953
   557
            ent = (struct utlb_1k_entry *)*ptr;
nkeynes@953
   558
        } else {
nkeynes@953
   559
            ent = mmu_utlb_1k_alloc();
nkeynes@953
   560
            /* New 1K struct - init to previous contents of region */
nkeynes@953
   561
            for( i=0; i<4; i++ ) {
nkeynes@953
   562
                ent->subpages[i] = *ptr;
nkeynes@953
   563
                ent->user_subpages[i] = *uptr;
nkeynes@953
   564
            }
nkeynes@953
   565
            *ptr = &ent->fn;
nkeynes@953
   566
            *uptr = &ent->user_fn;
nkeynes@953
   567
        }
nkeynes@953
   568
        
nkeynes@953
   569
        if( priv_page != NULL ) {
nkeynes@953
   570
            if( ent->subpages[idx] == privdefs->tlb_miss ) {
nkeynes@953
   571
                ent->subpages[idx] = priv_page;
nkeynes@953
   572
            } else {
nkeynes@953
   573
                mapping_ok = FALSE;
nkeynes@953
   574
                ent->subpages[idx] = privdefs->tlb_multihit;
nkeynes@953
   575
            }
nkeynes@953
   576
        }
nkeynes@953
   577
        if( user_page != NULL ) {
nkeynes@953
   578
            if( ent->user_subpages[idx] == userdefs->tlb_miss ) {
nkeynes@953
   579
                ent->user_subpages[idx] = user_page;
nkeynes@953
   580
            } else {
nkeynes@953
   581
                mapping_ok = FALSE;
nkeynes@953
   582
                ent->user_subpages[idx] = userdefs->tlb_multihit;
nkeynes@953
   583
            }
nkeynes@953
   584
        }
nkeynes@953
   585
        
nkeynes@953
   586
    } else {
nkeynes@953
   587
        if( priv_page != NULL ) {
nkeynes@953
   588
            /* Privileged mapping only */
nkeynes@953
   589
            for( i=0; i<npages; i++ ) {
nkeynes@953
   590
                if( *ptr == privdefs->tlb_miss ) {
nkeynes@953
   591
                    *ptr++ = priv_page;
nkeynes@953
   592
                } else {
nkeynes@953
   593
                    mapping_ok = FALSE;
nkeynes@953
   594
                    *ptr++ = privdefs->tlb_multihit;
nkeynes@953
   595
                }
nkeynes@953
   596
            }
nkeynes@953
   597
        }
nkeynes@953
   598
        if( user_page != NULL ) {
nkeynes@953
   599
            /* User mapping only (eg ASID change remap w/ SV=1) */
nkeynes@953
   600
            for( i=0; i<npages; i++ ) {
nkeynes@953
   601
                if( *uptr == userdefs->tlb_miss ) {
nkeynes@953
   602
                    *uptr++ = user_page;
nkeynes@953
   603
                } else {
nkeynes@953
   604
                    mapping_ok = FALSE;
nkeynes@953
   605
                    *uptr++ = userdefs->tlb_multihit;
nkeynes@953
   606
                }
nkeynes@953
   607
            }        
nkeynes@953
   608
        }
nkeynes@953
   609
    }
nkeynes@953
   610
nkeynes@953
   611
    return mapping_ok;
nkeynes@953
   612
}
nkeynes@953
   613
nkeynes@953
   614
/**
nkeynes@953
   615
 * Remap any pages within the region covered by entryNo, but not including 
nkeynes@953
   616
 * entryNo itself. This is used to reestablish pages that were previously
nkeynes@953
   617
 * covered by a multi-hit exception region when one of the pages is removed.
nkeynes@953
   618
 */
nkeynes@953
   619
static void mmu_utlb_remap_pages( gboolean remap_priv, gboolean remap_user, int entryNo )
nkeynes@953
   620
{
nkeynes@953
   621
    int mask = mmu_utlb[entryNo].mask;
nkeynes@953
   622
    uint32_t remap_addr = mmu_utlb[entryNo].vpn & mask;
nkeynes@953
   623
    int i;
nkeynes@953
   624
    
nkeynes@953
   625
    for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   626
        if( i != entryNo && (mmu_utlb[i].vpn & mask) == remap_addr && (mmu_utlb[i].flags & TLB_VALID) ) {
nkeynes@953
   627
            /* Overlapping region */
nkeynes@953
   628
            mem_region_fn_t priv_page = (remap_priv ? &mmu_utlb_pages[i].fn : NULL);
nkeynes@953
   629
            mem_region_fn_t user_page = (remap_priv ? mmu_utlb_pages[i].user_fn : NULL);
nkeynes@953
   630
            uint32_t start_addr;
nkeynes@953
   631
            int npages;
nkeynes@953
   632
nkeynes@953
   633
            if( mmu_utlb[i].mask >= mask ) {
nkeynes@953
   634
                /* entry is no larger than the area we're replacing - map completely */
nkeynes@953
   635
                start_addr = mmu_utlb[i].vpn & mmu_utlb[i].mask;
nkeynes@953
   636
                npages = get_tlb_size_pages( mmu_utlb[i].flags );
nkeynes@953
   637
            } else {
nkeynes@953
   638
                /* Otherwise map subset - region covered by removed page */
nkeynes@953
   639
                start_addr = remap_addr;
nkeynes@953
   640
                npages = get_tlb_size_pages( mmu_utlb[entryNo].flags );
nkeynes@953
   641
            }
nkeynes@953
   642
nkeynes@953
   643
            if( (mmu_utlb[i].flags & TLB_SHARE) || mmu_utlb[i].asid == mmu_asid ) { 
nkeynes@953
   644
                mmu_utlb_map_pages( priv_page, user_page, start_addr, npages );
nkeynes@953
   645
            } else if( IS_SV_ENABLED() ) {
nkeynes@953
   646
                mmu_utlb_map_pages( priv_page, NULL, start_addr, npages );
nkeynes@953
   647
            }
nkeynes@953
   648
nkeynes@953
   649
        }
nkeynes@953
   650
    }
nkeynes@953
   651
}
nkeynes@953
   652
nkeynes@953
   653
/**
nkeynes@953
   654
 * Remove a previous TLB mapping (replacing them with the TLB miss region).
nkeynes@953
   655
 * @return FALSE if any pages were previously mapped to the TLB multihit page, 
nkeynes@953
   656
 * otherwise TRUE. In either case, all pages in the region are cleared to TLB miss.
nkeynes@953
   657
 */
nkeynes@953
   658
static gboolean mmu_utlb_unmap_pages( gboolean unmap_priv, gboolean unmap_user, sh4addr_t start_addr, int npages )
nkeynes@953
   659
{
nkeynes@953
   660
    mem_region_fn_t *ptr = &sh4_address_space[start_addr >> 12];
nkeynes@953
   661
    mem_region_fn_t *uptr = &sh4_user_address_space[start_addr >> 12];
nkeynes@953
   662
    struct utlb_default_regions *privdefs = &mmu_default_regions[DEFAULT_REGIONS];
nkeynes@953
   663
    struct utlb_default_regions *userdefs = privdefs;
nkeynes@953
   664
nkeynes@953
   665
    gboolean unmapping_ok = TRUE;
nkeynes@953
   666
    int i;
nkeynes@953
   667
    
nkeynes@953
   668
    if( (start_addr & 0xFC000000) == 0xE0000000 ) {
nkeynes@953
   669
        /* Storequeue mapping */
nkeynes@953
   670
        privdefs = &mmu_default_regions[DEFAULT_STOREQUEUE_REGIONS];
nkeynes@953
   671
        userdefs = mmu_user_storequeue_regions;
nkeynes@953
   672
    } else if( (start_addr & 0xE0000000) == 0xC0000000 ) {
nkeynes@953
   673
        unmap_user = FALSE;
nkeynes@953
   674
    } else if( start_addr >= 0x80000000 ) {
nkeynes@953
   675
        return TRUE; // No mapping - legal but meaningless
nkeynes@953
   676
    }
nkeynes@953
   677
nkeynes@953
   678
    if( npages == 0 ) { // 1K page
nkeynes@953
   679
        assert( IS_1K_PAGE_ENTRY( *ptr ) );
nkeynes@953
   680
        struct utlb_1k_entry *ent = (struct utlb_1k_entry *)*ptr;
nkeynes@953
   681
        int i, idx = (start_addr >> 10) & 0x03, mergeable=1;
nkeynes@953
   682
        if( ent->subpages[idx] == privdefs->tlb_multihit ) {
nkeynes@953
   683
            unmapping_ok = FALSE;
nkeynes@953
   684
        }
nkeynes@953
   685
        if( unmap_priv )
nkeynes@953
   686
            ent->subpages[idx] = privdefs->tlb_miss;
nkeynes@953
   687
        if( unmap_user )
nkeynes@953
   688
            ent->user_subpages[idx] = userdefs->tlb_miss;
nkeynes@953
   689
nkeynes@953
   690
        /* If all 4 subpages have the same content, merge them together and
nkeynes@953
   691
         * release the 1K entry
nkeynes@953
   692
         */
nkeynes@953
   693
        mem_region_fn_t priv_page = ent->subpages[0];
nkeynes@953
   694
        mem_region_fn_t user_page = ent->user_subpages[0];
nkeynes@953
   695
        for( i=1; i<4; i++ ) {
nkeynes@953
   696
            if( priv_page != ent->subpages[i] || user_page != ent->user_subpages[i] ) {
nkeynes@953
   697
                mergeable = 0;
nkeynes@953
   698
                break;
nkeynes@953
   699
            }
nkeynes@953
   700
        }
nkeynes@953
   701
        if( mergeable ) {
nkeynes@953
   702
            mmu_utlb_1k_free(ent);
nkeynes@953
   703
            *ptr = priv_page;
nkeynes@953
   704
            *uptr = user_page;
nkeynes@953
   705
        }
nkeynes@953
   706
    } else {
nkeynes@953
   707
        if( unmap_priv ) {
nkeynes@953
   708
            /* Privileged (un)mapping */
nkeynes@953
   709
            for( i=0; i<npages; i++ ) {
nkeynes@953
   710
                if( *ptr == privdefs->tlb_multihit ) {
nkeynes@953
   711
                    unmapping_ok = FALSE;
nkeynes@953
   712
                }
nkeynes@953
   713
                *ptr++ = privdefs->tlb_miss;
nkeynes@953
   714
            }
nkeynes@953
   715
        }
nkeynes@953
   716
        if( unmap_user ) {
nkeynes@953
   717
            /* User (un)mapping */
nkeynes@953
   718
            for( i=0; i<npages; i++ ) {
nkeynes@953
   719
                if( *uptr == userdefs->tlb_multihit ) {
nkeynes@953
   720
                    unmapping_ok = FALSE;
nkeynes@953
   721
                }
nkeynes@953
   722
                *uptr++ = userdefs->tlb_miss;
nkeynes@953
   723
            }            
nkeynes@953
   724
        }
nkeynes@953
   725
    }
nkeynes@953
   726
    
nkeynes@953
   727
    return unmapping_ok;
nkeynes@953
   728
}
nkeynes@953
   729
nkeynes@953
   730
static void mmu_utlb_insert_entry( int entry )
nkeynes@953
   731
{
nkeynes@953
   732
    struct utlb_entry *ent = &mmu_utlb[entry];
nkeynes@953
   733
    mem_region_fn_t page = &mmu_utlb_pages[entry].fn;
nkeynes@953
   734
    mem_region_fn_t upage;
nkeynes@953
   735
    sh4addr_t start_addr = ent->vpn & ent->mask;
nkeynes@953
   736
    int npages = get_tlb_size_pages(ent->flags);
nkeynes@953
   737
nkeynes@953
   738
    if( (start_addr & 0xFC000000) == 0xE0000000 ) {
nkeynes@953
   739
        /* Store queue mappings are a bit different - normal access is fixed to
nkeynes@953
   740
         * the store queue register block, and we only map prefetches through
nkeynes@953
   741
         * the TLB 
nkeynes@953
   742
         */
nkeynes@953
   743
        mmu_utlb_init_storequeue_vtable( ent, &mmu_utlb_pages[entry] );
nkeynes@953
   744
nkeynes@953
   745
        if( (ent->flags & TLB_USERMODE) == 0 ) {
nkeynes@953
   746
            upage = mmu_user_storequeue_regions->tlb_prot;
nkeynes@953
   747
        } else if( IS_STOREQUEUE_PROTECTED() ) {
nkeynes@953
   748
            upage = &p4_region_storequeue_sqmd;
nkeynes@953
   749
        } else {
nkeynes@953
   750
            upage = page;
nkeynes@953
   751
        }
nkeynes@953
   752
nkeynes@953
   753
    }  else {
nkeynes@953
   754
nkeynes@953
   755
        if( (ent->flags & TLB_USERMODE) == 0 ) {
nkeynes@953
   756
            upage = &mem_region_tlb_protected;
nkeynes@953
   757
        } else {        
nkeynes@953
   758
            upage = page;
nkeynes@953
   759
        }
nkeynes@953
   760
nkeynes@953
   761
        if( (ent->flags & TLB_WRITABLE) == 0 ) {
nkeynes@953
   762
            page->write_long = (mem_write_fn_t)tlb_protected_write;
nkeynes@953
   763
            page->write_word = (mem_write_fn_t)tlb_protected_write;
nkeynes@953
   764
            page->write_byte = (mem_write_fn_t)tlb_protected_write;
nkeynes@953
   765
            page->write_burst = (mem_write_burst_fn_t)tlb_protected_write;
nkeynes@953
   766
            mmu_utlb_init_vtable( ent, &mmu_utlb_pages[entry], FALSE );
nkeynes@953
   767
        } else if( (ent->flags & TLB_DIRTY) == 0 ) {
nkeynes@953
   768
            page->write_long = (mem_write_fn_t)tlb_initial_write;
nkeynes@953
   769
            page->write_word = (mem_write_fn_t)tlb_initial_write;
nkeynes@953
   770
            page->write_byte = (mem_write_fn_t)tlb_initial_write;
nkeynes@953
   771
            page->write_burst = (mem_write_burst_fn_t)tlb_initial_write;
nkeynes@953
   772
            mmu_utlb_init_vtable( ent, &mmu_utlb_pages[entry], FALSE );
nkeynes@953
   773
        } else {
nkeynes@953
   774
            mmu_utlb_init_vtable( ent, &mmu_utlb_pages[entry], TRUE );
nkeynes@953
   775
        }
nkeynes@953
   776
    }
nkeynes@953
   777
    
nkeynes@953
   778
    mmu_utlb_pages[entry].user_fn = upage;
nkeynes@953
   779
nkeynes@953
   780
    /* Is page visible? */
nkeynes@953
   781
    if( (ent->flags & TLB_SHARE) || ent->asid == mmu_asid ) { 
nkeynes@953
   782
        mmu_utlb_map_pages( page, upage, start_addr, npages );
nkeynes@953
   783
    } else if( IS_SV_ENABLED() ) {
nkeynes@953
   784
        mmu_utlb_map_pages( page, NULL, start_addr, npages );
nkeynes@953
   785
    }
nkeynes@953
   786
}
nkeynes@953
   787
nkeynes@953
   788
static void mmu_utlb_remove_entry( int entry )
nkeynes@953
   789
{
nkeynes@953
   790
    int i, j;
nkeynes@953
   791
    struct utlb_entry *ent = &mmu_utlb[entry];
nkeynes@953
   792
    sh4addr_t start_addr = ent->vpn&ent->mask;
nkeynes@953
   793
    mem_region_fn_t *ptr = &sh4_address_space[start_addr >> 12];
nkeynes@953
   794
    mem_region_fn_t *uptr = &sh4_user_address_space[start_addr >> 12];
nkeynes@953
   795
    gboolean unmap_user;
nkeynes@953
   796
    int npages = get_tlb_size_pages(ent->flags);
nkeynes@953
   797
    
nkeynes@953
   798
    if( (ent->flags & TLB_SHARE) || ent->asid == mmu_asid ) {
nkeynes@953
   799
        unmap_user = TRUE;
nkeynes@953
   800
    } else if( IS_SV_ENABLED() ) {
nkeynes@953
   801
        unmap_user = FALSE;
nkeynes@953
   802
    } else {
nkeynes@953
   803
        return; // Not mapped
nkeynes@953
   804
    }
nkeynes@953
   805
    
nkeynes@953
   806
    gboolean clean_unmap = mmu_utlb_unmap_pages( TRUE, unmap_user, start_addr, npages );
nkeynes@953
   807
    
nkeynes@953
   808
    if( !clean_unmap ) {
nkeynes@953
   809
        mmu_utlb_remap_pages( TRUE, unmap_user, entry );
nkeynes@953
   810
    }
nkeynes@953
   811
}
nkeynes@953
   812
nkeynes@953
   813
static void mmu_utlb_register_all()
nkeynes@953
   814
{
nkeynes@953
   815
    int i;
nkeynes@953
   816
    for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   817
        if( mmu_utlb[i].flags & TLB_VALID ) 
nkeynes@953
   818
            mmu_utlb_insert_entry( i );
nkeynes@953
   819
    }
nkeynes@953
   820
}
nkeynes@953
   821
nkeynes@550
   822
static void mmu_invalidate_tlb()
nkeynes@550
   823
{
nkeynes@550
   824
    int i;
nkeynes@550
   825
    for( i=0; i<ITLB_ENTRY_COUNT; i++ ) {
nkeynes@736
   826
        mmu_itlb[i].flags &= (~TLB_VALID);
nkeynes@550
   827
    }
nkeynes@953
   828
    if( IS_TLB_ENABLED() ) {
nkeynes@953
   829
        for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
   830
            if( mmu_utlb[i].flags & TLB_VALID ) {
nkeynes@953
   831
                mmu_utlb_remove_entry( i );
nkeynes@953
   832
            }
nkeynes@953
   833
        }
nkeynes@953
   834
    }
nkeynes@550
   835
    for( i=0; i<UTLB_ENTRY_COUNT; i++ ) {
nkeynes@736
   836
        mmu_utlb[i].flags &= (~TLB_VALID);
nkeynes@550
   837
    }
nkeynes@550
   838
}
nkeynes@586
   839
nkeynes@586
   840
/******************************************************************************/
nkeynes@586
   841
/*                        MMU TLB address translation                         */
nkeynes@586
   842
/******************************************************************************/
nkeynes@586
   843
nkeynes@586
   844
/**
nkeynes@953
   845
 * Translate a 32-bit address into a UTLB entry number. Does not check for
nkeynes@953
   846
 * page protection etc.
nkeynes@953
   847
 * @return the entryNo if found, -1 if not found, and -2 for a multi-hit.
nkeynes@586
   848
 */
nkeynes@953
   849
int mmu_utlb_entry_for_vpn( uint32_t vpn )
nkeynes@953
   850
{
nkeynes@953
   851
    mem_region_fn_t fn = sh4_address_space[vpn>>12];
nkeynes@953
   852
    if( fn >= &mmu_utlb_pages[0].fn && fn < &mmu_utlb_pages[UTLB_ENTRY_COUNT].fn ) {
nkeynes@953
   853
        return ((struct utlb_page_entry *)fn) - &mmu_utlb_pages[0];
nkeynes@953
   854
    } else if( fn == &mem_region_tlb_multihit ) {
nkeynes@953
   855
        return -2;
nkeynes@953
   856
    } else {
nkeynes@953
   857
        return -1;
nkeynes@953
   858
    }
nkeynes@953
   859
}
nkeynes@953
   860
nkeynes@586
   861
nkeynes@586
   862
/**
nkeynes@586
   863
 * Perform the actual utlb lookup w/ asid matching.
nkeynes@586
   864
 * Possible utcomes are:
nkeynes@586
   865
 *   0..63 Single match - good, return entry found
nkeynes@586
   866
 *   -1 No match - raise a tlb data miss exception
nkeynes@586
   867
 *   -2 Multiple matches - raise a multi-hit exception (reset)
nkeynes@586
   868
 * @param vpn virtual address to resolve
nkeynes@586
   869
 * @return the resultant UTLB entry, or an error.
nkeynes@586
   870
 */
nkeynes@586
   871
static inline int mmu_utlb_lookup_vpn_asid( uint32_t vpn )
nkeynes@586
   872
{
nkeynes@586
   873
    int result = -1;
nkeynes@586
   874
    unsigned int i;
nkeynes@586
   875
nkeynes@586
   876
    mmu_urc++;
nkeynes@586
   877
    if( mmu_urc == mmu_urb || mmu_urc == 0x40 ) {
nkeynes@736
   878
        mmu_urc = 0;
nkeynes@586
   879
    }
nkeynes@586
   880
nkeynes@586
   881
    for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
nkeynes@736
   882
        if( (mmu_utlb[i].flags & TLB_VALID) &&
nkeynes@826
   883
                ((mmu_utlb[i].flags & TLB_SHARE) || mmu_asid == mmu_utlb[i].asid) &&
nkeynes@736
   884
                ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
nkeynes@736
   885
            if( result != -1 ) {
nkeynes@736
   886
                return -2;
nkeynes@736
   887
            }
nkeynes@736
   888
            result = i;
nkeynes@736
   889
        }
nkeynes@586
   890
    }
nkeynes@586
   891
    return result;
nkeynes@586
   892
}
nkeynes@586
   893
nkeynes@586
   894
/**
nkeynes@586
   895
 * Perform the actual utlb lookup matching on vpn only
nkeynes@586
   896
 * Possible utcomes are:
nkeynes@586
   897
 *   0..63 Single match - good, return entry found
nkeynes@586
   898
 *   -1 No match - raise a tlb data miss exception
nkeynes@586
   899
 *   -2 Multiple matches - raise a multi-hit exception (reset)
nkeynes@586
   900
 * @param vpn virtual address to resolve
nkeynes@586
   901
 * @return the resultant UTLB entry, or an error.
nkeynes@586
   902
 */
nkeynes@586
   903
static inline int mmu_utlb_lookup_vpn( uint32_t vpn )
nkeynes@586
   904
{
nkeynes@586
   905
    int result = -1;
nkeynes@586
   906
    unsigned int i;
nkeynes@586
   907
nkeynes@586
   908
    mmu_urc++;
nkeynes@586
   909
    if( mmu_urc == mmu_urb || mmu_urc == 0x40 ) {
nkeynes@736
   910
        mmu_urc = 0;
nkeynes@586
   911
    }
nkeynes@586
   912
nkeynes@586
   913
    for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
nkeynes@736
   914
        if( (mmu_utlb[i].flags & TLB_VALID) &&
nkeynes@736
   915
                ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
nkeynes@736
   916
            if( result != -1 ) {
nkeynes@736
   917
                return -2;
nkeynes@736
   918
            }
nkeynes@736
   919
            result = i;
nkeynes@736
   920
        }
nkeynes@586
   921
    }
nkeynes@586
   922
nkeynes@586
   923
    return result;
nkeynes@586
   924
}
nkeynes@586
   925
nkeynes@586
   926
/**
nkeynes@586
   927
 * Update the ITLB by replacing the LRU entry with the specified UTLB entry.
nkeynes@586
   928
 * @return the number (0-3) of the replaced entry.
nkeynes@586
   929
 */
nkeynes@586
   930
static int inline mmu_itlb_update_from_utlb( int entryNo )
nkeynes@586
   931
{
nkeynes@586
   932
    int replace;
nkeynes@586
   933
    /* Determine entry to replace based on lrui */
nkeynes@586
   934
    if( (mmu_lrui & 0x38) == 0x38 ) {
nkeynes@736
   935
        replace = 0;
nkeynes@736
   936
        mmu_lrui = mmu_lrui & 0x07;
nkeynes@586
   937
    } else if( (mmu_lrui & 0x26) == 0x06 ) {
nkeynes@736
   938
        replace = 1;
nkeynes@736
   939
        mmu_lrui = (mmu_lrui & 0x19) | 0x20;
nkeynes@586
   940
    } else if( (mmu_lrui & 0x15) == 0x01 ) {
nkeynes@736
   941
        replace = 2;
nkeynes@736
   942
        mmu_lrui = (mmu_lrui & 0x3E) | 0x14;
nkeynes@586
   943
    } else { // Note - gets invalid entries too
nkeynes@736
   944
        replace = 3;
nkeynes@736
   945
        mmu_lrui = (mmu_lrui | 0x0B);
nkeynes@826
   946
    }
nkeynes@586
   947
nkeynes@586
   948
    mmu_itlb[replace].vpn = mmu_utlb[entryNo].vpn;
nkeynes@586
   949
    mmu_itlb[replace].mask = mmu_utlb[entryNo].mask;
nkeynes@586
   950
    mmu_itlb[replace].ppn = mmu_utlb[entryNo].ppn;
nkeynes@586
   951
    mmu_itlb[replace].asid = mmu_utlb[entryNo].asid;
nkeynes@586
   952
    mmu_itlb[replace].flags = mmu_utlb[entryNo].flags & 0x01DA;
nkeynes@586
   953
    return replace;
nkeynes@586
   954
}
nkeynes@586
   955
nkeynes@586
   956
/**
nkeynes@586
   957
 * Perform the actual itlb lookup w/ asid protection
nkeynes@586
   958
 * Possible utcomes are:
nkeynes@586
   959
 *   0..63 Single match - good, return entry found
nkeynes@586
   960
 *   -1 No match - raise a tlb data miss exception
nkeynes@586
   961
 *   -2 Multiple matches - raise a multi-hit exception (reset)
nkeynes@586
   962
 * @param vpn virtual address to resolve
nkeynes@586
   963
 * @return the resultant ITLB entry, or an error.
nkeynes@586
   964
 */
nkeynes@586
   965
static inline int mmu_itlb_lookup_vpn_asid( uint32_t vpn )
nkeynes@586
   966
{
nkeynes@586
   967
    int result = -1;
nkeynes@586
   968
    unsigned int i;
nkeynes@586
   969
nkeynes@586
   970
    for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
nkeynes@736
   971
        if( (mmu_itlb[i].flags & TLB_VALID) &&
nkeynes@826
   972
                ((mmu_itlb[i].flags & TLB_SHARE) || mmu_asid == mmu_itlb[i].asid) &&
nkeynes@736
   973
                ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
nkeynes@736
   974
            if( result != -1 ) {
nkeynes@736
   975
                return -2;
nkeynes@736
   976
            }
nkeynes@736
   977
            result = i;
nkeynes@736
   978
        }
nkeynes@586
   979
    }
nkeynes@586
   980
nkeynes@586
   981
    if( result == -1 ) {
nkeynes@953
   982
        int utlbEntry = mmu_utlb_entry_for_vpn( vpn );
nkeynes@736
   983
        if( utlbEntry < 0 ) {
nkeynes@736
   984
            return utlbEntry;
nkeynes@736
   985
        } else {
nkeynes@736
   986
            return mmu_itlb_update_from_utlb( utlbEntry );
nkeynes@736
   987
        }
nkeynes@586
   988
    }
nkeynes@586
   989
nkeynes@586
   990
    switch( result ) {
nkeynes@586
   991
    case 0: mmu_lrui = (mmu_lrui & 0x07); break;
nkeynes@586
   992
    case 1: mmu_lrui = (mmu_lrui & 0x19) | 0x20; break;
nkeynes@586
   993
    case 2: mmu_lrui = (mmu_lrui & 0x3E) | 0x14; break;
nkeynes@586
   994
    case 3: mmu_lrui = (mmu_lrui | 0x0B); break;
nkeynes@586
   995
    }
nkeynes@736
   996
nkeynes@586
   997
    return result;
nkeynes@586
   998
}
nkeynes@586
   999
nkeynes@586
  1000
/**
nkeynes@586
  1001
 * Perform the actual itlb lookup on vpn only
nkeynes@586
  1002
 * Possible utcomes are:
nkeynes@586
  1003
 *   0..63 Single match - good, return entry found
nkeynes@586
  1004
 *   -1 No match - raise a tlb data miss exception
nkeynes@586
  1005
 *   -2 Multiple matches - raise a multi-hit exception (reset)
nkeynes@586
  1006
 * @param vpn virtual address to resolve
nkeynes@586
  1007
 * @return the resultant ITLB entry, or an error.
nkeynes@586
  1008
 */
nkeynes@586
  1009
static inline int mmu_itlb_lookup_vpn( uint32_t vpn )
nkeynes@586
  1010
{
nkeynes@586
  1011
    int result = -1;
nkeynes@586
  1012
    unsigned int i;
nkeynes@586
  1013
nkeynes@586
  1014
    for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
nkeynes@736
  1015
        if( (mmu_itlb[i].flags & TLB_VALID) &&
nkeynes@736
  1016
                ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
nkeynes@736
  1017
            if( result != -1 ) {
nkeynes@736
  1018
                return -2;
nkeynes@736
  1019
            }
nkeynes@736
  1020
            result = i;
nkeynes@736
  1021
        }
nkeynes@586
  1022
    }
nkeynes@586
  1023
nkeynes@586
  1024
    if( result == -1 ) {
nkeynes@736
  1025
        int utlbEntry = mmu_utlb_lookup_vpn( vpn );
nkeynes@736
  1026
        if( utlbEntry < 0 ) {
nkeynes@736
  1027
            return utlbEntry;
nkeynes@736
  1028
        } else {
nkeynes@736
  1029
            return mmu_itlb_update_from_utlb( utlbEntry );
nkeynes@736
  1030
        }
nkeynes@586
  1031
    }
nkeynes@586
  1032
nkeynes@586
  1033
    switch( result ) {
nkeynes@586
  1034
    case 0: mmu_lrui = (mmu_lrui & 0x07); break;
nkeynes@586
  1035
    case 1: mmu_lrui = (mmu_lrui & 0x19) | 0x20; break;
nkeynes@586
  1036
    case 2: mmu_lrui = (mmu_lrui & 0x3E) | 0x14; break;
nkeynes@586
  1037
    case 3: mmu_lrui = (mmu_lrui | 0x0B); break;
nkeynes@586
  1038
    }
nkeynes@736
  1039
nkeynes@586
  1040
    return result;
nkeynes@586
  1041
}
nkeynes@927
  1042
nkeynes@586
  1043
/**
nkeynes@586
  1044
 * Update the icache for an untranslated address
nkeynes@586
  1045
 */
nkeynes@905
  1046
static inline void mmu_update_icache_phys( sh4addr_t addr )
nkeynes@586
  1047
{
nkeynes@586
  1048
    if( (addr & 0x1C000000) == 0x0C000000 ) {
nkeynes@736
  1049
        /* Main ram */
nkeynes@736
  1050
        sh4_icache.page_vma = addr & 0xFF000000;
nkeynes@736
  1051
        sh4_icache.page_ppa = 0x0C000000;
nkeynes@736
  1052
        sh4_icache.mask = 0xFF000000;
nkeynes@953
  1053
        sh4_icache.page = dc_main_ram;
nkeynes@586
  1054
    } else if( (addr & 0x1FE00000) == 0 ) {
nkeynes@736
  1055
        /* BIOS ROM */
nkeynes@736
  1056
        sh4_icache.page_vma = addr & 0xFFE00000;
nkeynes@736
  1057
        sh4_icache.page_ppa = 0;
nkeynes@736
  1058
        sh4_icache.mask = 0xFFE00000;
nkeynes@953
  1059
        sh4_icache.page = dc_boot_rom;
nkeynes@586
  1060
    } else {
nkeynes@736
  1061
        /* not supported */
nkeynes@736
  1062
        sh4_icache.page_vma = -1;
nkeynes@586
  1063
    }
nkeynes@586
  1064
}
nkeynes@586
  1065
nkeynes@586
  1066
/**
nkeynes@586
  1067
 * Update the sh4_icache structure to describe the page(s) containing the
nkeynes@586
  1068
 * given vma. If the address does not reference a RAM/ROM region, the icache
nkeynes@586
  1069
 * will be invalidated instead.
nkeynes@586
  1070
 * If AT is on, this method will raise TLB exceptions normally
nkeynes@586
  1071
 * (hence this method should only be used immediately prior to execution of
nkeynes@586
  1072
 * code), and otherwise will set the icache according to the matching TLB entry.
nkeynes@586
  1073
 * If AT is off, this method will set the entire referenced RAM/ROM region in
nkeynes@586
  1074
 * the icache.
nkeynes@586
  1075
 * @return TRUE if the update completed (successfully or otherwise), FALSE
nkeynes@586
  1076
 * if an exception was raised.
nkeynes@586
  1077
 */
nkeynes@905
  1078
gboolean FASTCALL mmu_update_icache( sh4vma_t addr )
nkeynes@586
  1079
{
nkeynes@586
  1080
    int entryNo;
nkeynes@586
  1081
    if( IS_SH4_PRIVMODE()  ) {
nkeynes@736
  1082
        if( addr & 0x80000000 ) {
nkeynes@736
  1083
            if( addr < 0xC0000000 ) {
nkeynes@736
  1084
                /* P1, P2 and P4 regions are pass-through (no translation) */
nkeynes@736
  1085
                mmu_update_icache_phys(addr);
nkeynes@736
  1086
                return TRUE;
nkeynes@736
  1087
            } else if( addr >= 0xE0000000 && addr < 0xFFFFFF00 ) {
nkeynes@953
  1088
                RAISE_MEM_ERROR(EXC_DATA_ADDR_READ, addr);
nkeynes@736
  1089
                return FALSE;
nkeynes@736
  1090
            }
nkeynes@736
  1091
        }
nkeynes@586
  1092
nkeynes@736
  1093
        uint32_t mmucr = MMIO_READ(MMU,MMUCR);
nkeynes@736
  1094
        if( (mmucr & MMUCR_AT) == 0 ) {
nkeynes@736
  1095
            mmu_update_icache_phys(addr);
nkeynes@736
  1096
            return TRUE;
nkeynes@736
  1097
        }
nkeynes@736
  1098
nkeynes@826
  1099
        if( (mmucr & MMUCR_SV) == 0 )
nkeynes@807
  1100
        	entryNo = mmu_itlb_lookup_vpn_asid( addr );
nkeynes@807
  1101
        else
nkeynes@807
  1102
        	entryNo = mmu_itlb_lookup_vpn( addr );
nkeynes@586
  1103
    } else {
nkeynes@736
  1104
        if( addr & 0x80000000 ) {
nkeynes@953
  1105
            RAISE_MEM_ERROR(EXC_DATA_ADDR_READ, addr);
nkeynes@736
  1106
            return FALSE;
nkeynes@736
  1107
        }
nkeynes@586
  1108
nkeynes@736
  1109
        uint32_t mmucr = MMIO_READ(MMU,MMUCR);
nkeynes@736
  1110
        if( (mmucr & MMUCR_AT) == 0 ) {
nkeynes@736
  1111
            mmu_update_icache_phys(addr);
nkeynes@736
  1112
            return TRUE;
nkeynes@736
  1113
        }
nkeynes@736
  1114
nkeynes@807
  1115
        entryNo = mmu_itlb_lookup_vpn_asid( addr );
nkeynes@807
  1116
nkeynes@736
  1117
        if( entryNo != -1 && (mmu_itlb[entryNo].flags & TLB_USERMODE) == 0 ) {
nkeynes@953
  1118
            RAISE_MEM_ERROR(EXC_TLB_PROT_READ, addr);
nkeynes@736
  1119
            return FALSE;
nkeynes@736
  1120
        }
nkeynes@586
  1121
    }
nkeynes@586
  1122
nkeynes@586
  1123
    switch(entryNo) {
nkeynes@586
  1124
    case -1:
nkeynes@953
  1125
    RAISE_TLB_ERROR(EXC_TLB_MISS_READ, addr);
nkeynes@736
  1126
    return FALSE;
nkeynes@586
  1127
    case -2:
nkeynes@953
  1128
    RAISE_TLB_MULTIHIT_ERROR(addr);
nkeynes@736
  1129
    return FALSE;
nkeynes@586
  1130
    default:
nkeynes@736
  1131
        sh4_icache.page_ppa = mmu_itlb[entryNo].ppn & mmu_itlb[entryNo].mask;
nkeynes@736
  1132
        sh4_icache.page = mem_get_region( sh4_icache.page_ppa );
nkeynes@736
  1133
        if( sh4_icache.page == NULL ) {
nkeynes@736
  1134
            sh4_icache.page_vma = -1;
nkeynes@736
  1135
        } else {
nkeynes@736
  1136
            sh4_icache.page_vma = mmu_itlb[entryNo].vpn & mmu_itlb[entryNo].mask;
nkeynes@736
  1137
            sh4_icache.mask = mmu_itlb[entryNo].mask;
nkeynes@736
  1138
        }
nkeynes@736
  1139
        return TRUE;
nkeynes@586
  1140
    }
nkeynes@586
  1141
}
nkeynes@586
  1142
nkeynes@597
  1143
/**
nkeynes@826
  1144
 * Translate address for disassembly purposes (ie performs an instruction
nkeynes@597
  1145
 * lookup) - does not raise exceptions or modify any state, and ignores
nkeynes@597
  1146
 * protection bits. Returns the translated address, or MMU_VMA_ERROR
nkeynes@826
  1147
 * on translation failure.
nkeynes@597
  1148
 */
nkeynes@905
  1149
sh4addr_t FASTCALL mmu_vma_to_phys_disasm( sh4vma_t vma )
nkeynes@597
  1150
{
nkeynes@597
  1151
    if( vma & 0x80000000 ) {
nkeynes@736
  1152
        if( vma < 0xC0000000 ) {
nkeynes@736
  1153
            /* P1, P2 and P4 regions are pass-through (no translation) */
nkeynes@736
  1154
            return VMA_TO_EXT_ADDR(vma);
nkeynes@736
  1155
        } else if( vma >= 0xE0000000 && vma < 0xFFFFFF00 ) {
nkeynes@736
  1156
            /* Not translatable */
nkeynes@736
  1157
            return MMU_VMA_ERROR;
nkeynes@736
  1158
        }
nkeynes@597
  1159
    }
nkeynes@597
  1160
nkeynes@597
  1161
    uint32_t mmucr = MMIO_READ(MMU,MMUCR);
nkeynes@597
  1162
    if( (mmucr & MMUCR_AT) == 0 ) {
nkeynes@736
  1163
        return VMA_TO_EXT_ADDR(vma);
nkeynes@597
  1164
    }
nkeynes@736
  1165
nkeynes@597
  1166
    int entryNo = mmu_itlb_lookup_vpn( vma );
nkeynes@597
  1167
    if( entryNo == -2 ) {
nkeynes@736
  1168
        entryNo = mmu_itlb_lookup_vpn_asid( vma );
nkeynes@597
  1169
    }
nkeynes@597
  1170
    if( entryNo < 0 ) {
nkeynes@736
  1171
        return MMU_VMA_ERROR;
nkeynes@597
  1172
    } else {
nkeynes@826
  1173
        return (mmu_itlb[entryNo].ppn & mmu_itlb[entryNo].mask) |
nkeynes@826
  1174
        (vma & (~mmu_itlb[entryNo].mask));
nkeynes@597
  1175
    }
nkeynes@597
  1176
}
nkeynes@597
  1177
nkeynes@953
  1178
/********************** TLB Direct-Access Regions ***************************/
nkeynes@953
  1179
#ifdef HAVE_FRAME_ADDRESS
nkeynes@953
  1180
#define EXCEPTION_EXIT() do{ *(((void **)__builtin_frame_address(0))+1) = exc; return; } while(0)
nkeynes@953
  1181
#else
nkeynes@953
  1182
#define EXCEPTION_EXIT() sh4_core_exit(CORE_EXIT_EXCEPTION)
nkeynes@953
  1183
#endif
nkeynes@953
  1184
nkeynes@953
  1185
nkeynes@953
  1186
#define ITLB_ENTRY(addr) ((addr>>7)&0x03)
nkeynes@953
  1187
nkeynes@953
  1188
int32_t FASTCALL mmu_itlb_addr_read( sh4addr_t addr )
nkeynes@911
  1189
{
nkeynes@953
  1190
    struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
nkeynes@953
  1191
    return ent->vpn | ent->asid | (ent->flags & TLB_VALID);
nkeynes@586
  1192
}
nkeynes@586
  1193
nkeynes@953
  1194
void FASTCALL mmu_itlb_addr_write( sh4addr_t addr, uint32_t val )
nkeynes@953
  1195
{
nkeynes@953
  1196
    struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
nkeynes@953
  1197
    ent->vpn = val & 0xFFFFFC00;
nkeynes@953
  1198
    ent->asid = val & 0x000000FF;
nkeynes@953
  1199
    ent->flags = (ent->flags & ~(TLB_VALID)) | (val&TLB_VALID);
nkeynes@953
  1200
}
nkeynes@953
  1201
nkeynes@953
  1202
int32_t FASTCALL mmu_itlb_data_read( sh4addr_t addr )
nkeynes@953
  1203
{
nkeynes@953
  1204
    struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
nkeynes@953
  1205
    return (ent->ppn & 0x1FFFFC00) | ent->flags;
nkeynes@953
  1206
}
nkeynes@953
  1207
nkeynes@953
  1208
void FASTCALL mmu_itlb_data_write( sh4addr_t addr, uint32_t val )
nkeynes@953
  1209
{
nkeynes@953
  1210
    struct itlb_entry *ent = &mmu_itlb[ITLB_ENTRY(addr)];
nkeynes@953
  1211
    ent->ppn = val & 0x1FFFFC00;
nkeynes@953
  1212
    ent->flags = val & 0x00001DA;
nkeynes@953
  1213
    ent->mask = get_tlb_size_mask(val);
nkeynes@953
  1214
    if( ent->ppn >= 0x1C000000 )
nkeynes@953
  1215
        ent->ppn |= 0xE0000000;
nkeynes@953
  1216
}
nkeynes@953
  1217
nkeynes@953
  1218
#define UTLB_ENTRY(addr) ((addr>>8)&0x3F)
nkeynes@953
  1219
#define UTLB_ASSOC(addr) (addr&0x80)
nkeynes@953
  1220
#define UTLB_DATA2(addr) (addr&0x00800000)
nkeynes@953
  1221
nkeynes@953
  1222
int32_t FASTCALL mmu_utlb_addr_read( sh4addr_t addr )
nkeynes@953
  1223
{
nkeynes@953
  1224
    struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
nkeynes@953
  1225
    return ent->vpn | ent->asid | (ent->flags & TLB_VALID) |
nkeynes@953
  1226
    ((ent->flags & TLB_DIRTY)<<7);
nkeynes@953
  1227
}
nkeynes@953
  1228
int32_t FASTCALL mmu_utlb_data_read( sh4addr_t addr )
nkeynes@953
  1229
{
nkeynes@953
  1230
    struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
nkeynes@953
  1231
    if( UTLB_DATA2(addr) ) {
nkeynes@953
  1232
        return ent->pcmcia;
nkeynes@953
  1233
    } else {
nkeynes@953
  1234
        return (ent->ppn&0x1FFFFC00) | ent->flags;
nkeynes@953
  1235
    }
nkeynes@953
  1236
}
nkeynes@953
  1237
nkeynes@953
  1238
/**
nkeynes@953
  1239
 * Find a UTLB entry for the associative TLB write - same as the normal
nkeynes@953
  1240
 * lookup but ignores the valid bit.
nkeynes@953
  1241
 */
nkeynes@953
  1242
static inline int mmu_utlb_lookup_assoc( uint32_t vpn, uint32_t asid )
nkeynes@953
  1243
{
nkeynes@953
  1244
    int result = -1;
nkeynes@953
  1245
    unsigned int i;
nkeynes@953
  1246
    for( i = 0; i < UTLB_ENTRY_COUNT; i++ ) {
nkeynes@953
  1247
        if( (mmu_utlb[i].flags & TLB_VALID) &&
nkeynes@953
  1248
                ((mmu_utlb[i].flags & TLB_SHARE) || asid == mmu_utlb[i].asid) &&
nkeynes@953
  1249
                ((mmu_utlb[i].vpn ^ vpn) & mmu_utlb[i].mask) == 0 ) {
nkeynes@953
  1250
            if( result != -1 ) {
nkeynes@953
  1251
                fprintf( stderr, "TLB Multi hit: %d %d\n", result, i );
nkeynes@953
  1252
                return -2;
nkeynes@953
  1253
            }
nkeynes@953
  1254
            result = i;
nkeynes@953
  1255
        }
nkeynes@953
  1256
    }
nkeynes@953
  1257
    return result;
nkeynes@953
  1258
}
nkeynes@953
  1259
nkeynes@953
  1260
/**
nkeynes@953
  1261
 * Find a ITLB entry for the associative TLB write - same as the normal
nkeynes@953
  1262
 * lookup but ignores the valid bit.
nkeynes@953
  1263
 */
nkeynes@953
  1264
static inline int mmu_itlb_lookup_assoc( uint32_t vpn, uint32_t asid )
nkeynes@953
  1265
{
nkeynes@953
  1266
    int result = -1;
nkeynes@953
  1267
    unsigned int i;
nkeynes@953
  1268
    for( i = 0; i < ITLB_ENTRY_COUNT; i++ ) {
nkeynes@953
  1269
        if( (mmu_itlb[i].flags & TLB_VALID) &&
nkeynes@953
  1270
                ((mmu_itlb[i].flags & TLB_SHARE) || asid == mmu_itlb[i].asid) &&
nkeynes@953
  1271
                ((mmu_itlb[i].vpn ^ vpn) & mmu_itlb[i].mask) == 0 ) {
nkeynes@953
  1272
            if( result != -1 ) {
nkeynes@953
  1273
                return -2;
nkeynes@953
  1274
            }
nkeynes@953
  1275
            result = i;
nkeynes@953
  1276
        }
nkeynes@953
  1277
    }
nkeynes@953
  1278
    return result;
nkeynes@953
  1279
}
nkeynes@953
  1280
nkeynes@953
  1281
void FASTCALL mmu_utlb_addr_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1282
{
nkeynes@953
  1283
    if( UTLB_ASSOC(addr) ) {
nkeynes@953
  1284
        int utlb = mmu_utlb_lookup_assoc( val, mmu_asid );
nkeynes@953
  1285
        if( utlb >= 0 ) {
nkeynes@953
  1286
            struct utlb_entry *ent = &mmu_utlb[utlb];
nkeynes@953
  1287
            uint32_t old_flags = ent->flags;
nkeynes@953
  1288
            ent->flags = ent->flags & ~(TLB_DIRTY|TLB_VALID);
nkeynes@953
  1289
            ent->flags |= (val & TLB_VALID);
nkeynes@953
  1290
            ent->flags |= ((val & 0x200)>>7);
nkeynes@953
  1291
            if( ((old_flags^ent->flags) & (TLB_VALID|TLB_DIRTY)) != 0 ) {
nkeynes@953
  1292
                if( old_flags & TLB_VALID )
nkeynes@953
  1293
                    mmu_utlb_remove_entry( utlb );
nkeynes@953
  1294
                if( ent->flags & TLB_VALID )
nkeynes@953
  1295
                    mmu_utlb_insert_entry( utlb );
nkeynes@953
  1296
            }
nkeynes@953
  1297
        }
nkeynes@953
  1298
nkeynes@953
  1299
        int itlb = mmu_itlb_lookup_assoc( val, mmu_asid );
nkeynes@953
  1300
        if( itlb >= 0 ) {
nkeynes@953
  1301
            struct itlb_entry *ent = &mmu_itlb[itlb];
nkeynes@953
  1302
            ent->flags = (ent->flags & (~TLB_VALID)) | (val & TLB_VALID);
nkeynes@953
  1303
        }
nkeynes@953
  1304
nkeynes@953
  1305
        if( itlb == -2 || utlb == -2 ) {
nkeynes@953
  1306
            RAISE_TLB_MULTIHIT_ERROR(addr);
nkeynes@953
  1307
            EXCEPTION_EXIT();
nkeynes@953
  1308
            return;
nkeynes@953
  1309
        }
nkeynes@953
  1310
    } else {
nkeynes@953
  1311
        struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
nkeynes@953
  1312
        if( ent->flags & TLB_VALID ) 
nkeynes@953
  1313
            mmu_utlb_remove_entry( UTLB_ENTRY(addr) );
nkeynes@953
  1314
        ent->vpn = (val & 0xFFFFFC00);
nkeynes@953
  1315
        ent->asid = (val & 0xFF);
nkeynes@953
  1316
        ent->flags = (ent->flags & ~(TLB_DIRTY|TLB_VALID));
nkeynes@953
  1317
        ent->flags |= (val & TLB_VALID);
nkeynes@953
  1318
        ent->flags |= ((val & 0x200)>>7);
nkeynes@953
  1319
        if( ent->flags & TLB_VALID ) 
nkeynes@953
  1320
            mmu_utlb_insert_entry( UTLB_ENTRY(addr) );
nkeynes@953
  1321
    }
nkeynes@953
  1322
}
nkeynes@953
  1323
nkeynes@953
  1324
void FASTCALL mmu_utlb_data_write( sh4addr_t addr, uint32_t val )
nkeynes@953
  1325
{
nkeynes@953
  1326
    struct utlb_entry *ent = &mmu_utlb[UTLB_ENTRY(addr)];
nkeynes@953
  1327
    if( UTLB_DATA2(addr) ) {
nkeynes@953
  1328
        ent->pcmcia = val & 0x0000000F;
nkeynes@953
  1329
    } else {
nkeynes@953
  1330
        if( ent->flags & TLB_VALID ) 
nkeynes@953
  1331
            mmu_utlb_remove_entry( UTLB_ENTRY(addr) );
nkeynes@953
  1332
        ent->ppn = (val & 0x1FFFFC00);
nkeynes@953
  1333
        ent->flags = (val & 0x000001FF);
nkeynes@953
  1334
        ent->mask = get_tlb_size_mask(val);
nkeynes@953
  1335
        if( ent->flags & TLB_VALID ) 
nkeynes@953
  1336
            mmu_utlb_insert_entry( UTLB_ENTRY(addr) );
nkeynes@953
  1337
    }
nkeynes@953
  1338
}
nkeynes@953
  1339
nkeynes@953
  1340
struct mem_region_fn p4_region_itlb_addr = {
nkeynes@953
  1341
        mmu_itlb_addr_read, mmu_itlb_addr_write,
nkeynes@953
  1342
        mmu_itlb_addr_read, mmu_itlb_addr_write,
nkeynes@953
  1343
        mmu_itlb_addr_read, mmu_itlb_addr_write,
nkeynes@953
  1344
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1345
        unmapped_prefetch };
nkeynes@953
  1346
struct mem_region_fn p4_region_itlb_data = {
nkeynes@953
  1347
        mmu_itlb_data_read, mmu_itlb_data_write,
nkeynes@953
  1348
        mmu_itlb_data_read, mmu_itlb_data_write,
nkeynes@953
  1349
        mmu_itlb_data_read, mmu_itlb_data_write,
nkeynes@953
  1350
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1351
        unmapped_prefetch };
nkeynes@953
  1352
struct mem_region_fn p4_region_utlb_addr = {
nkeynes@953
  1353
        mmu_utlb_addr_read, (mem_write_fn_t)mmu_utlb_addr_write,
nkeynes@953
  1354
        mmu_utlb_addr_read, (mem_write_fn_t)mmu_utlb_addr_write,
nkeynes@953
  1355
        mmu_utlb_addr_read, (mem_write_fn_t)mmu_utlb_addr_write,
nkeynes@953
  1356
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1357
        unmapped_prefetch };
nkeynes@953
  1358
struct mem_region_fn p4_region_utlb_data = {
nkeynes@953
  1359
        mmu_utlb_data_read, mmu_utlb_data_write,
nkeynes@953
  1360
        mmu_utlb_data_read, mmu_utlb_data_write,
nkeynes@953
  1361
        mmu_utlb_data_read, mmu_utlb_data_write,
nkeynes@953
  1362
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1363
        unmapped_prefetch };
nkeynes@953
  1364
nkeynes@953
  1365
/********************** Error regions **************************/
nkeynes@953
  1366
nkeynes@953
  1367
static void FASTCALL address_error_read( sh4addr_t addr, void *exc ) 
nkeynes@953
  1368
{
nkeynes@953
  1369
    RAISE_MEM_ERROR(EXC_DATA_ADDR_READ, addr);
nkeynes@953
  1370
    EXCEPTION_EXIT();
nkeynes@953
  1371
}
nkeynes@953
  1372
nkeynes@953
  1373
static void FASTCALL address_error_read_burst( unsigned char *dest, sh4addr_t addr, void *exc ) 
nkeynes@953
  1374
{
nkeynes@953
  1375
    RAISE_MEM_ERROR(EXC_DATA_ADDR_READ, addr);
nkeynes@953
  1376
    EXCEPTION_EXIT();
nkeynes@953
  1377
}
nkeynes@953
  1378
nkeynes@953
  1379
static void FASTCALL address_error_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1380
{
nkeynes@953
  1381
    RAISE_MEM_ERROR(EXC_DATA_ADDR_WRITE, addr);
nkeynes@953
  1382
    EXCEPTION_EXIT();
nkeynes@953
  1383
}
nkeynes@953
  1384
nkeynes@953
  1385
static void FASTCALL tlb_miss_read( sh4addr_t addr, void *exc )
nkeynes@953
  1386
{
nkeynes@953
  1387
    RAISE_TLB_ERROR(EXC_TLB_MISS_READ, addr);
nkeynes@953
  1388
    EXCEPTION_EXIT();
nkeynes@953
  1389
}
nkeynes@953
  1390
nkeynes@953
  1391
static void FASTCALL tlb_miss_read_burst( unsigned char *dest, sh4addr_t addr, void *exc )
nkeynes@953
  1392
{
nkeynes@953
  1393
    RAISE_TLB_ERROR(EXC_TLB_MISS_READ, addr);
nkeynes@953
  1394
    EXCEPTION_EXIT();
nkeynes@953
  1395
}
nkeynes@953
  1396
nkeynes@953
  1397
static void FASTCALL tlb_miss_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1398
{
nkeynes@953
  1399
    RAISE_TLB_ERROR(EXC_TLB_MISS_WRITE, addr);
nkeynes@953
  1400
    EXCEPTION_EXIT();
nkeynes@953
  1401
}    
nkeynes@953
  1402
nkeynes@953
  1403
static int32_t FASTCALL tlb_protected_read( sh4addr_t addr, void *exc )
nkeynes@953
  1404
{
nkeynes@953
  1405
    RAISE_MEM_ERROR(EXC_TLB_PROT_READ, addr);
nkeynes@953
  1406
    EXCEPTION_EXIT();
nkeynes@953
  1407
}
nkeynes@953
  1408
nkeynes@953
  1409
static int32_t FASTCALL tlb_protected_read_burst( unsigned char *dest, sh4addr_t addr, void *exc )
nkeynes@953
  1410
{
nkeynes@953
  1411
    RAISE_MEM_ERROR(EXC_TLB_PROT_READ, addr);
nkeynes@953
  1412
    EXCEPTION_EXIT();
nkeynes@953
  1413
}
nkeynes@953
  1414
nkeynes@953
  1415
static void FASTCALL tlb_protected_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1416
{
nkeynes@953
  1417
    RAISE_MEM_ERROR(EXC_TLB_PROT_WRITE, addr);
nkeynes@953
  1418
    EXCEPTION_EXIT();
nkeynes@953
  1419
}
nkeynes@953
  1420
nkeynes@953
  1421
static void FASTCALL tlb_initial_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1422
{
nkeynes@953
  1423
    RAISE_MEM_ERROR(EXC_INIT_PAGE_WRITE, addr);
nkeynes@953
  1424
    EXCEPTION_EXIT();
nkeynes@953
  1425
}
nkeynes@953
  1426
    
nkeynes@953
  1427
static int32_t FASTCALL tlb_multi_hit_read( sh4addr_t addr, void *exc )
nkeynes@953
  1428
{
nkeynes@953
  1429
    sh4_raise_tlb_multihit(addr);
nkeynes@953
  1430
    EXCEPTION_EXIT();
nkeynes@953
  1431
}
nkeynes@953
  1432
nkeynes@953
  1433
static int32_t FASTCALL tlb_multi_hit_read_burst( unsigned char *dest, sh4addr_t addr, void *exc )
nkeynes@953
  1434
{
nkeynes@953
  1435
    sh4_raise_tlb_multihit(addr);
nkeynes@953
  1436
    EXCEPTION_EXIT();
nkeynes@953
  1437
}
nkeynes@953
  1438
static void FASTCALL tlb_multi_hit_write( sh4addr_t addr, uint32_t val, void *exc )
nkeynes@953
  1439
{
nkeynes@953
  1440
    sh4_raise_tlb_multihit(addr);
nkeynes@953
  1441
    EXCEPTION_EXIT();
nkeynes@953
  1442
}
nkeynes@953
  1443
nkeynes@953
  1444
/**
nkeynes@953
  1445
 * Note: Per sec 4.6.4 of the SH7750 manual, SQ 
nkeynes@953
  1446
 */
nkeynes@953
  1447
struct mem_region_fn mem_region_address_error = {
nkeynes@953
  1448
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1449
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1450
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1451
        (mem_read_burst_fn_t)address_error_read_burst, (mem_write_burst_fn_t)address_error_write,
nkeynes@953
  1452
        unmapped_prefetch };
nkeynes@953
  1453
nkeynes@953
  1454
struct mem_region_fn mem_region_tlb_miss = {
nkeynes@953
  1455
        (mem_read_fn_t)tlb_miss_read, (mem_write_fn_t)tlb_miss_write,
nkeynes@953
  1456
        (mem_read_fn_t)tlb_miss_read, (mem_write_fn_t)tlb_miss_write,
nkeynes@953
  1457
        (mem_read_fn_t)tlb_miss_read, (mem_write_fn_t)tlb_miss_write,
nkeynes@953
  1458
        (mem_read_burst_fn_t)tlb_miss_read_burst, (mem_write_burst_fn_t)tlb_miss_write,
nkeynes@953
  1459
        unmapped_prefetch };
nkeynes@953
  1460
nkeynes@953
  1461
struct mem_region_fn mem_region_tlb_protected = {
nkeynes@953
  1462
        (mem_read_fn_t)tlb_protected_read, (mem_write_fn_t)tlb_protected_write,
nkeynes@953
  1463
        (mem_read_fn_t)tlb_protected_read, (mem_write_fn_t)tlb_protected_write,
nkeynes@953
  1464
        (mem_read_fn_t)tlb_protected_read, (mem_write_fn_t)tlb_protected_write,
nkeynes@953
  1465
        (mem_read_burst_fn_t)tlb_protected_read_burst, (mem_write_burst_fn_t)tlb_protected_write,
nkeynes@953
  1466
        unmapped_prefetch };
nkeynes@953
  1467
nkeynes@953
  1468
struct mem_region_fn mem_region_tlb_multihit = {
nkeynes@953
  1469
        (mem_read_fn_t)tlb_multi_hit_read, (mem_write_fn_t)tlb_multi_hit_write,
nkeynes@953
  1470
        (mem_read_fn_t)tlb_multi_hit_read, (mem_write_fn_t)tlb_multi_hit_write,
nkeynes@953
  1471
        (mem_read_fn_t)tlb_multi_hit_read, (mem_write_fn_t)tlb_multi_hit_write,
nkeynes@953
  1472
        (mem_read_burst_fn_t)tlb_multi_hit_read_burst, (mem_write_burst_fn_t)tlb_multi_hit_write,
nkeynes@953
  1473
        (mem_prefetch_fn_t)tlb_multi_hit_read };
nkeynes@953
  1474
        
nkeynes@953
  1475
nkeynes@953
  1476
/* Store-queue regions */
nkeynes@953
  1477
/* These are a bit of a pain - the first 8 fields are controlled by SQMD, while 
nkeynes@953
  1478
 * the final (prefetch) is controlled by the actual TLB settings (plus SQMD in
nkeynes@953
  1479
 * some cases), in contrast to the ordinary fields above.
nkeynes@953
  1480
 * 
nkeynes@953
  1481
 * There is probably a simpler way to do this.
nkeynes@953
  1482
 */
nkeynes@953
  1483
nkeynes@953
  1484
struct mem_region_fn p4_region_storequeue = { 
nkeynes@953
  1485
        ccn_storequeue_read_long, ccn_storequeue_write_long,
nkeynes@953
  1486
        unmapped_read_long, unmapped_write_long, /* TESTME: Officially only long access is supported */
nkeynes@953
  1487
        unmapped_read_long, unmapped_write_long,
nkeynes@953
  1488
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1489
        ccn_storequeue_prefetch }; 
nkeynes@953
  1490
nkeynes@953
  1491
struct mem_region_fn p4_region_storequeue_miss = { 
nkeynes@953
  1492
        ccn_storequeue_read_long, ccn_storequeue_write_long,
nkeynes@953
  1493
        unmapped_read_long, unmapped_write_long, /* TESTME: Officially only long access is supported */
nkeynes@953
  1494
        unmapped_read_long, unmapped_write_long,
nkeynes@953
  1495
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1496
        (mem_prefetch_fn_t)tlb_miss_read }; 
nkeynes@953
  1497
nkeynes@953
  1498
struct mem_region_fn p4_region_storequeue_multihit = { 
nkeynes@953
  1499
        ccn_storequeue_read_long, ccn_storequeue_write_long,
nkeynes@953
  1500
        unmapped_read_long, unmapped_write_long, /* TESTME: Officially only long access is supported */
nkeynes@953
  1501
        unmapped_read_long, unmapped_write_long,
nkeynes@953
  1502
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1503
        (mem_prefetch_fn_t)tlb_multi_hit_read }; 
nkeynes@953
  1504
nkeynes@953
  1505
struct mem_region_fn p4_region_storequeue_protected = {
nkeynes@953
  1506
        ccn_storequeue_read_long, ccn_storequeue_write_long,
nkeynes@953
  1507
        unmapped_read_long, unmapped_write_long,
nkeynes@953
  1508
        unmapped_read_long, unmapped_write_long,
nkeynes@953
  1509
        unmapped_read_burst, unmapped_write_burst,
nkeynes@953
  1510
        (mem_prefetch_fn_t)tlb_protected_read };
nkeynes@953
  1511
nkeynes@953
  1512
struct mem_region_fn p4_region_storequeue_sqmd = {
nkeynes@953
  1513
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1514
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1515
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1516
        (mem_read_burst_fn_t)address_error_read_burst, (mem_write_burst_fn_t)address_error_write,
nkeynes@953
  1517
        (mem_prefetch_fn_t)address_error_read };        
nkeynes@953
  1518
        
nkeynes@953
  1519
struct mem_region_fn p4_region_storequeue_sqmd_miss = { 
nkeynes@953
  1520
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1521
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1522
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1523
        (mem_read_burst_fn_t)address_error_read_burst, (mem_write_burst_fn_t)address_error_write,
nkeynes@953
  1524
        (mem_prefetch_fn_t)tlb_miss_read }; 
nkeynes@953
  1525
nkeynes@953
  1526
struct mem_region_fn p4_region_storequeue_sqmd_multihit = {
nkeynes@953
  1527
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1528
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1529
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1530
        (mem_read_burst_fn_t)address_error_read_burst, (mem_write_burst_fn_t)address_error_write,
nkeynes@953
  1531
        (mem_prefetch_fn_t)tlb_multi_hit_read };        
nkeynes@953
  1532
        
nkeynes@953
  1533
struct mem_region_fn p4_region_storequeue_sqmd_protected = {
nkeynes@953
  1534
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1535
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1536
        (mem_read_fn_t)address_error_read, (mem_write_fn_t)address_error_write,
nkeynes@953
  1537
        (mem_read_burst_fn_t)address_error_read_burst, (mem_write_burst_fn_t)address_error_write,
nkeynes@953
  1538
        (mem_prefetch_fn_t)tlb_protected_read };
nkeynes@953
  1539
.