Search
lxdream.org :: lxdream/src/sh4/sh4core.in
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4core.in
changeset 378:f10fbdd4e24b
prev374:8f80a795513e
next384:c9d5c194984b
author nkeynes
date Wed Sep 12 09:20:38 2007 +0000 (13 years ago)
permissions -rw-r--r--
last change Start splitting the common SH4 parts into sh4.c, with sh4core.c to become
just the emulation core.
file annotate diff log raw
nkeynes@359
     1
/**
nkeynes@378
     2
 * $Id: sh4core.in,v 1.5 2007-09-12 09:20:38 nkeynes Exp $
nkeynes@359
     3
 * 
nkeynes@359
     4
 * SH4 emulation core, and parent module for all the SH4 peripheral
nkeynes@359
     5
 * modules.
nkeynes@359
     6
 *
nkeynes@359
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@359
     8
 *
nkeynes@359
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@359
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@359
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@359
    12
 * (at your option) any later version.
nkeynes@359
    13
 *
nkeynes@359
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@359
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@359
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@359
    17
 * GNU General Public License for more details.
nkeynes@359
    18
 */
nkeynes@359
    19
nkeynes@359
    20
#define MODULE sh4_module
nkeynes@359
    21
#include <math.h>
nkeynes@359
    22
#include "dream.h"
nkeynes@359
    23
#include "sh4/sh4core.h"
nkeynes@359
    24
#include "sh4/sh4mmio.h"
nkeynes@359
    25
#include "sh4/intc.h"
nkeynes@359
    26
#include "mem.h"
nkeynes@359
    27
#include "clock.h"
nkeynes@359
    28
#include "syscall.h"
nkeynes@359
    29
nkeynes@359
    30
#define SH4_CALLTRACE 1
nkeynes@359
    31
nkeynes@359
    32
#define MAX_INT 0x7FFFFFFF
nkeynes@359
    33
#define MIN_INT 0x80000000
nkeynes@359
    34
#define MAX_INTF 2147483647.0
nkeynes@359
    35
#define MIN_INTF -2147483648.0
nkeynes@359
    36
nkeynes@359
    37
#define EXV_EXCEPTION    0x100  /* General exception vector */
nkeynes@359
    38
#define EXV_TLBMISS      0x400  /* TLB-miss exception vector */
nkeynes@359
    39
#define EXV_INTERRUPT    0x600  /* External interrupt vector */
nkeynes@359
    40
nkeynes@359
    41
/********************** SH4 Module Definition ****************************/
nkeynes@359
    42
nkeynes@359
    43
uint32_t sh4_run_slice( uint32_t );
nkeynes@359
    44
nkeynes@359
    45
static uint16_t *sh4_icache = NULL;
nkeynes@359
    46
static uint32_t sh4_icache_addr = 0;
nkeynes@359
    47
nkeynes@359
    48
uint32_t sh4_run_slice( uint32_t nanosecs ) 
nkeynes@359
    49
{
nkeynes@359
    50
    int i;
nkeynes@359
    51
    sh4r.slice_cycle = 0;
nkeynes@359
    52
nkeynes@359
    53
    if( sh4r.sh4_state != SH4_STATE_RUNNING ) {
nkeynes@359
    54
	if( sh4r.event_pending < nanosecs ) {
nkeynes@359
    55
	    sh4r.sh4_state = SH4_STATE_RUNNING;
nkeynes@359
    56
	    sh4r.slice_cycle = sh4r.event_pending;
nkeynes@359
    57
	}
nkeynes@359
    58
    }
nkeynes@359
    59
nkeynes@359
    60
    if( sh4_breakpoint_count == 0 ) {
nkeynes@359
    61
	for( ; sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    62
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    63
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    64
		    event_execute();
nkeynes@359
    65
		}
nkeynes@359
    66
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    67
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    68
		    sh4_accept_interrupt();
nkeynes@359
    69
		}
nkeynes@359
    70
	    }
nkeynes@359
    71
	    if( !sh4_execute_instruction() ) {
nkeynes@359
    72
		break;
nkeynes@359
    73
	    }
nkeynes@359
    74
	}
nkeynes@359
    75
    } else {
nkeynes@359
    76
	for( ;sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    77
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    78
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    79
		    event_execute();
nkeynes@359
    80
		}
nkeynes@359
    81
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    82
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    83
		    sh4_accept_interrupt();
nkeynes@359
    84
		}
nkeynes@359
    85
	    }
nkeynes@359
    86
                 
nkeynes@359
    87
	    if( !sh4_execute_instruction() )
nkeynes@359
    88
		break;
nkeynes@359
    89
#ifdef ENABLE_DEBUG_MODE
nkeynes@359
    90
	    for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@359
    91
		if( sh4_breakpoints[i].address == sh4r.pc ) {
nkeynes@359
    92
		    break;
nkeynes@359
    93
		}
nkeynes@359
    94
	    }
nkeynes@359
    95
	    if( i != sh4_breakpoint_count ) {
nkeynes@359
    96
		dreamcast_stop();
nkeynes@359
    97
		if( sh4_breakpoints[i].type == BREAK_ONESHOT )
nkeynes@359
    98
		    sh4_clear_breakpoint( sh4r.pc, BREAK_ONESHOT );
nkeynes@359
    99
		break;
nkeynes@359
   100
	    }
nkeynes@359
   101
#endif	
nkeynes@359
   102
	}
nkeynes@359
   103
    }
nkeynes@359
   104
nkeynes@359
   105
    /* If we aborted early, but the cpu is still technically running,
nkeynes@359
   106
     * we're doing a hard abort - cut the timeslice back to what we
nkeynes@359
   107
     * actually executed
nkeynes@359
   108
     */
nkeynes@359
   109
    if( sh4r.slice_cycle != nanosecs && sh4r.sh4_state == SH4_STATE_RUNNING ) {
nkeynes@359
   110
	nanosecs = sh4r.slice_cycle;
nkeynes@359
   111
    }
nkeynes@359
   112
    if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
nkeynes@359
   113
	TMU_run_slice( nanosecs );
nkeynes@359
   114
	SCIF_run_slice( nanosecs );
nkeynes@359
   115
    }
nkeynes@359
   116
    return nanosecs;
nkeynes@359
   117
}
nkeynes@359
   118
nkeynes@359
   119
/********************** SH4 emulation core  ****************************/
nkeynes@359
   120
nkeynes@359
   121
void sh4_set_pc( int pc )
nkeynes@359
   122
{
nkeynes@359
   123
    sh4r.pc = pc;
nkeynes@359
   124
    sh4r.new_pc = pc+2;
nkeynes@359
   125
}
nkeynes@359
   126
nkeynes@359
   127
#define UNDEF(ir) return sh4_raise_slot_exception(EXC_ILLEGAL, EXC_SLOT_ILLEGAL)
nkeynes@359
   128
#define UNIMP(ir) do{ ERROR( "Halted on unimplemented instruction at %08x, opcode = %04x", sh4r.pc, ir ); dreamcast_stop(); return FALSE; }while(0)
nkeynes@359
   129
nkeynes@359
   130
#if(SH4_CALLTRACE == 1)
nkeynes@359
   131
#define MAX_CALLSTACK 32
nkeynes@359
   132
static struct call_stack {
nkeynes@359
   133
    sh4addr_t call_addr;
nkeynes@359
   134
    sh4addr_t target_addr;
nkeynes@359
   135
    sh4addr_t stack_pointer;
nkeynes@359
   136
} call_stack[MAX_CALLSTACK];
nkeynes@359
   137
nkeynes@359
   138
static int call_stack_depth = 0;
nkeynes@359
   139
int sh4_call_trace_on = 0;
nkeynes@359
   140
nkeynes@359
   141
static inline trace_call( sh4addr_t source, sh4addr_t dest ) 
nkeynes@359
   142
{
nkeynes@359
   143
    if( call_stack_depth < MAX_CALLSTACK ) {
nkeynes@359
   144
	call_stack[call_stack_depth].call_addr = source;
nkeynes@359
   145
	call_stack[call_stack_depth].target_addr = dest;
nkeynes@359
   146
	call_stack[call_stack_depth].stack_pointer = sh4r.r[15];
nkeynes@359
   147
    }
nkeynes@359
   148
    call_stack_depth++;
nkeynes@359
   149
}
nkeynes@359
   150
nkeynes@359
   151
static inline trace_return( sh4addr_t source, sh4addr_t dest )
nkeynes@359
   152
{
nkeynes@359
   153
    if( call_stack_depth > 0 ) {
nkeynes@359
   154
	call_stack_depth--;
nkeynes@359
   155
    }
nkeynes@359
   156
}
nkeynes@359
   157
nkeynes@359
   158
void fprint_stack_trace( FILE *f )
nkeynes@359
   159
{
nkeynes@359
   160
    int i = call_stack_depth -1;
nkeynes@359
   161
    if( i >= MAX_CALLSTACK )
nkeynes@359
   162
	i = MAX_CALLSTACK - 1;
nkeynes@359
   163
    for( ; i >= 0; i-- ) {
nkeynes@359
   164
	fprintf( f, "%d. Call from %08X => %08X, SP=%08X\n", 
nkeynes@359
   165
		 (call_stack_depth - i), call_stack[i].call_addr,
nkeynes@359
   166
		 call_stack[i].target_addr, call_stack[i].stack_pointer );
nkeynes@359
   167
    }
nkeynes@359
   168
}
nkeynes@359
   169
nkeynes@359
   170
#define TRACE_CALL( source, dest ) trace_call(source, dest)
nkeynes@359
   171
#define TRACE_RETURN( source, dest ) trace_return(source, dest)
nkeynes@359
   172
#else
nkeynes@359
   173
#define TRACE_CALL( dest, rts ) 
nkeynes@359
   174
#define TRACE_RETURN( source, dest )
nkeynes@359
   175
#endif
nkeynes@359
   176
nkeynes@359
   177
#define RAISE( x, v ) do{			\
nkeynes@359
   178
    if( sh4r.vbr == 0 ) { \
nkeynes@359
   179
        ERROR( "%08X: VBR not initialized while raising exception %03X, halting", sh4r.pc, x ); \
nkeynes@359
   180
        dreamcast_stop(); return FALSE;	\
nkeynes@359
   181
    } else { \
nkeynes@359
   182
        sh4r.spc = sh4r.pc;	\
nkeynes@359
   183
        sh4r.ssr = sh4_read_sr(); \
nkeynes@359
   184
        sh4r.sgr = sh4r.r[15]; \
nkeynes@359
   185
        MMIO_WRITE(MMU,EXPEVT,x); \
nkeynes@359
   186
        sh4r.pc = sh4r.vbr + v; \
nkeynes@359
   187
        sh4r.new_pc = sh4r.pc + 2; \
nkeynes@374
   188
        sh4_write_sr( sh4r.ssr |SR_MD|SR_BL|SR_RB ); \
nkeynes@359
   189
	if( sh4r.in_delay_slot ) { \
nkeynes@359
   190
	    sh4r.in_delay_slot = 0; \
nkeynes@359
   191
	    sh4r.spc -= 2; \
nkeynes@359
   192
	} \
nkeynes@359
   193
    } \
nkeynes@359
   194
    return TRUE; } while(0)
nkeynes@359
   195
nkeynes@359
   196
#define MEM_READ_BYTE( addr ) sh4_read_byte(addr)
nkeynes@359
   197
#define MEM_READ_WORD( addr ) sh4_read_word(addr)
nkeynes@359
   198
#define MEM_READ_LONG( addr ) sh4_read_long(addr)
nkeynes@359
   199
#define MEM_WRITE_BYTE( addr, val ) sh4_write_byte(addr, val)
nkeynes@359
   200
#define MEM_WRITE_WORD( addr, val ) sh4_write_word(addr, val)
nkeynes@359
   201
#define MEM_WRITE_LONG( addr, val ) sh4_write_long(addr, val)
nkeynes@359
   202
nkeynes@359
   203
#define FP_WIDTH (IS_FPU_DOUBLESIZE() ? 8 : 4)
nkeynes@359
   204
nkeynes@359
   205
#define MEM_FP_READ( addr, reg ) sh4_read_float( addr, reg );
nkeynes@359
   206
#define MEM_FP_WRITE( addr, reg ) sh4_write_float( addr, reg );
nkeynes@359
   207
nkeynes@359
   208
#define CHECKPRIV() if( !IS_SH4_PRIVMODE() ) return sh4_raise_slot_exception( EXC_ILLEGAL, EXC_SLOT_ILLEGAL )
nkeynes@367
   209
#define CHECKRALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   210
#define CHECKRALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   211
#define CHECKWALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@367
   212
#define CHECKWALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@359
   213
nkeynes@367
   214
#define CHECKFPUEN() if( !IS_FPU_ENABLED() ) { if( ir == 0xFFFD ) { UNDEF(ir); } else { return sh4_raise_slot_exception( EXC_FPU_DISABLED, EXC_SLOT_FPU_DISABLED ); } }
nkeynes@359
   215
#define CHECKDEST(p) if( (p) == 0 ) { ERROR( "%08X: Branch/jump to NULL, CPU halted", sh4r.pc ); dreamcast_stop(); return FALSE; }
nkeynes@359
   216
#define CHECKSLOTILLEGAL() if(sh4r.in_delay_slot) return sh4_raise_exception(EXC_SLOT_ILLEGAL)
nkeynes@359
   217
nkeynes@359
   218
static void sh4_switch_banks( )
nkeynes@359
   219
{
nkeynes@359
   220
    uint32_t tmp[8];
nkeynes@359
   221
nkeynes@359
   222
    memcpy( tmp, sh4r.r, sizeof(uint32_t)*8 );
nkeynes@359
   223
    memcpy( sh4r.r, sh4r.r_bank, sizeof(uint32_t)*8 );
nkeynes@359
   224
    memcpy( sh4r.r_bank, tmp, sizeof(uint32_t)*8 );
nkeynes@359
   225
}
nkeynes@359
   226
nkeynes@374
   227
void sh4_write_sr( uint32_t newval )
nkeynes@359
   228
{
nkeynes@359
   229
    if( (newval ^ sh4r.sr) & SR_RB )
nkeynes@359
   230
        sh4_switch_banks();
nkeynes@359
   231
    sh4r.sr = newval;
nkeynes@359
   232
    sh4r.t = (newval&SR_T) ? 1 : 0;
nkeynes@359
   233
    sh4r.s = (newval&SR_S) ? 1 : 0;
nkeynes@359
   234
    sh4r.m = (newval&SR_M) ? 1 : 0;
nkeynes@359
   235
    sh4r.q = (newval&SR_Q) ? 1 : 0;
nkeynes@359
   236
    intc_mask_changed();
nkeynes@359
   237
}
nkeynes@359
   238
nkeynes@359
   239
static void sh4_write_float( uint32_t addr, int reg )
nkeynes@359
   240
{
nkeynes@359
   241
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   242
	if( reg & 1 ) {
nkeynes@359
   243
	    sh4_write_long( addr, *((uint32_t *)&XF((reg)&0x0E)) );
nkeynes@359
   244
	    sh4_write_long( addr+4, *((uint32_t *)&XF(reg)) );
nkeynes@359
   245
	} else {
nkeynes@359
   246
	    sh4_write_long( addr, *((uint32_t *)&FR(reg)) ); 
nkeynes@359
   247
	    sh4_write_long( addr+4, *((uint32_t *)&FR((reg)|0x01)) );
nkeynes@359
   248
	}
nkeynes@359
   249
    } else {
nkeynes@359
   250
	sh4_write_long( addr, *((uint32_t *)&FR((reg))) );
nkeynes@359
   251
    }
nkeynes@359
   252
}
nkeynes@359
   253
nkeynes@359
   254
static void sh4_read_float( uint32_t addr, int reg )
nkeynes@359
   255
{
nkeynes@359
   256
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   257
	if( reg & 1 ) {
nkeynes@359
   258
	    *((uint32_t *)&XF((reg) & 0x0E)) = sh4_read_long(addr);
nkeynes@359
   259
	    *((uint32_t *)&XF(reg)) = sh4_read_long(addr+4);
nkeynes@359
   260
	} else {
nkeynes@359
   261
	    *((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   262
	    *((uint32_t *)&FR((reg) | 0x01)) = sh4_read_long(addr+4);
nkeynes@359
   263
	}
nkeynes@359
   264
    } else {
nkeynes@359
   265
	*((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   266
    }
nkeynes@359
   267
}
nkeynes@359
   268
nkeynes@374
   269
uint32_t sh4_read_sr( void )
nkeynes@359
   270
{
nkeynes@359
   271
    /* synchronize sh4r.sr with the various bitflags */
nkeynes@359
   272
    sh4r.sr &= SR_MQSTMASK;
nkeynes@359
   273
    if( sh4r.t ) sh4r.sr |= SR_T;
nkeynes@359
   274
    if( sh4r.s ) sh4r.sr |= SR_S;
nkeynes@359
   275
    if( sh4r.m ) sh4r.sr |= SR_M;
nkeynes@359
   276
    if( sh4r.q ) sh4r.sr |= SR_Q;
nkeynes@359
   277
    return sh4r.sr;
nkeynes@359
   278
}
nkeynes@359
   279
nkeynes@359
   280
/**
nkeynes@359
   281
 * Raise a general CPU exception for the specified exception code.
nkeynes@359
   282
 * (NOT for TRAPA or TLB exceptions)
nkeynes@359
   283
 */
nkeynes@359
   284
gboolean sh4_raise_exception( int code )
nkeynes@359
   285
{
nkeynes@359
   286
    RAISE( code, EXV_EXCEPTION );
nkeynes@359
   287
}
nkeynes@359
   288
nkeynes@359
   289
gboolean sh4_raise_slot_exception( int normal_code, int slot_code ) {
nkeynes@359
   290
    if( sh4r.in_delay_slot ) {
nkeynes@359
   291
	return sh4_raise_exception(slot_code);
nkeynes@359
   292
    } else {
nkeynes@359
   293
	return sh4_raise_exception(normal_code);
nkeynes@359
   294
    }
nkeynes@359
   295
}
nkeynes@359
   296
nkeynes@359
   297
gboolean sh4_raise_tlb_exception( int code )
nkeynes@359
   298
{
nkeynes@359
   299
    RAISE( code, EXV_TLBMISS );
nkeynes@359
   300
}
nkeynes@359
   301
nkeynes@359
   302
void sh4_accept_interrupt( void )
nkeynes@359
   303
{
nkeynes@359
   304
    uint32_t code = intc_accept_interrupt();
nkeynes@359
   305
    sh4r.ssr = sh4_read_sr();
nkeynes@359
   306
    sh4r.spc = sh4r.pc;
nkeynes@359
   307
    sh4r.sgr = sh4r.r[15];
nkeynes@374
   308
    sh4_write_sr( sh4r.ssr|SR_BL|SR_MD|SR_RB );
nkeynes@359
   309
    MMIO_WRITE( MMU, INTEVT, code );
nkeynes@359
   310
    sh4r.pc = sh4r.vbr + 0x600;
nkeynes@359
   311
    sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   312
    //    WARN( "Accepting interrupt %03X, from %08X => %08X", code, sh4r.spc, sh4r.pc );
nkeynes@359
   313
}
nkeynes@359
   314
nkeynes@359
   315
gboolean sh4_execute_instruction( void )
nkeynes@359
   316
{
nkeynes@359
   317
    uint32_t pc;
nkeynes@359
   318
    unsigned short ir;
nkeynes@359
   319
    uint32_t tmp;
nkeynes@359
   320
    float ftmp;
nkeynes@359
   321
    double dtmp;
nkeynes@359
   322
    
nkeynes@359
   323
#define R0 sh4r.r[0]
nkeynes@359
   324
    pc = sh4r.pc;
nkeynes@359
   325
    if( pc > 0xFFFFFF00 ) {
nkeynes@359
   326
	/* SYSCALL Magic */
nkeynes@359
   327
	syscall_invoke( pc );
nkeynes@359
   328
	sh4r.in_delay_slot = 0;
nkeynes@359
   329
	pc = sh4r.pc = sh4r.pr;
nkeynes@359
   330
	sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   331
    }
nkeynes@359
   332
    CHECKRALIGN16(pc);
nkeynes@359
   333
nkeynes@359
   334
    /* Read instruction */
nkeynes@359
   335
    uint32_t pageaddr = pc >> 12;
nkeynes@359
   336
    if( sh4_icache != NULL && pageaddr == sh4_icache_addr ) {
nkeynes@359
   337
	ir = sh4_icache[(pc&0xFFF)>>1];
nkeynes@359
   338
    } else {
nkeynes@359
   339
	sh4_icache = (uint16_t *)mem_get_page(pc);
nkeynes@359
   340
	if( ((uint32_t)sh4_icache) < MAX_IO_REGIONS ) {
nkeynes@359
   341
	    /* If someone's actually been so daft as to try to execute out of an IO
nkeynes@359
   342
	     * region, fallback on the full-blown memory read
nkeynes@359
   343
	     */
nkeynes@359
   344
	    sh4_icache = NULL;
nkeynes@359
   345
	    ir = MEM_READ_WORD(pc);
nkeynes@359
   346
	} else {
nkeynes@359
   347
	    sh4_icache_addr = pageaddr;
nkeynes@359
   348
	    ir = sh4_icache[(pc&0xFFF)>>1];
nkeynes@359
   349
	}
nkeynes@359
   350
    }
nkeynes@359
   351
%%
nkeynes@359
   352
AND Rm, Rn {: sh4r.r[Rn] &= sh4r.r[Rm]; :}
nkeynes@359
   353
AND #imm, R0 {: R0 &= imm; :}
nkeynes@359
   354
AND.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm & MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   355
NOT Rm, Rn {: sh4r.r[Rn] = ~sh4r.r[Rm]; :}
nkeynes@359
   356
OR Rm, Rn {: sh4r.r[Rn] |= sh4r.r[Rm]; :}
nkeynes@359
   357
OR #imm, R0  {: R0 |= imm; :}
nkeynes@359
   358
OR.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm | MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   359
TAS.B @Rn {:
nkeynes@359
   360
    tmp = MEM_READ_BYTE( sh4r.r[Rn] );
nkeynes@359
   361
    sh4r.t = ( tmp == 0 ? 1 : 0 );
nkeynes@359
   362
    MEM_WRITE_BYTE( sh4r.r[Rn], tmp | 0x80 );
nkeynes@359
   363
:}
nkeynes@359
   364
TST Rm, Rn {: sh4r.t = (sh4r.r[Rn]&sh4r.r[Rm] ? 0 : 1); :}
nkeynes@359
   365
TST #imm, R0 {: sh4r.t = (R0 & imm ? 0 : 1); :}
nkeynes@359
   366
TST.B #imm, @(R0, GBR) {: sh4r.t = ( MEM_READ_BYTE(R0 + sh4r.gbr) & imm ? 0 : 1 ); :}
nkeynes@359
   367
XOR Rm, Rn {: sh4r.r[Rn] ^= sh4r.r[Rm]; :}
nkeynes@359
   368
XOR #imm, R0 {: R0 ^= imm; :}
nkeynes@359
   369
XOR.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm ^ MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   370
XTRCT Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rn]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   371
nkeynes@359
   372
ROTL Rn {:
nkeynes@359
   373
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   374
    sh4r.r[Rn] <<= 1;
nkeynes@359
   375
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   376
:}
nkeynes@359
   377
ROTR Rn {:
nkeynes@359
   378
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   379
    sh4r.r[Rn] >>= 1;
nkeynes@359
   380
    sh4r.r[Rn] |= (sh4r.t << 31);
nkeynes@359
   381
:}
nkeynes@359
   382
ROTCL Rn {:
nkeynes@359
   383
    tmp = sh4r.r[Rn] >> 31;
nkeynes@359
   384
    sh4r.r[Rn] <<= 1;
nkeynes@359
   385
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   386
    sh4r.t = tmp;
nkeynes@359
   387
:}
nkeynes@359
   388
ROTCR Rn {:
nkeynes@359
   389
    tmp = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   390
    sh4r.r[Rn] >>= 1;
nkeynes@359
   391
    sh4r.r[Rn] |= (sh4r.t << 31 );
nkeynes@359
   392
    sh4r.t = tmp;
nkeynes@359
   393
:}
nkeynes@359
   394
SHAD Rm, Rn {:
nkeynes@359
   395
    tmp = sh4r.r[Rm];
nkeynes@359
   396
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   397
    else if( (tmp & 0x1F) == 0 )  
nkeynes@359
   398
        sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 31;
nkeynes@359
   399
    else 
nkeynes@359
   400
	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> (((~sh4r.r[Rm]) & 0x1F)+1);
nkeynes@359
   401
:}
nkeynes@359
   402
SHLD Rm, Rn {:
nkeynes@359
   403
    tmp = sh4r.r[Rm];
nkeynes@359
   404
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   405
    else if( (tmp & 0x1F) == 0 ) sh4r.r[Rn] = 0;
nkeynes@359
   406
    else sh4r.r[Rn] >>= (((~tmp) & 0x1F)+1);
nkeynes@359
   407
:}
nkeynes@359
   408
SHAL Rn {:
nkeynes@359
   409
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   410
    sh4r.r[Rn] <<= 1;
nkeynes@359
   411
:}
nkeynes@359
   412
SHAR Rn {:
nkeynes@359
   413
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   414
    sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 1;
nkeynes@359
   415
:}
nkeynes@359
   416
SHLL Rn {: sh4r.t = sh4r.r[Rn] >> 31; sh4r.r[Rn] <<= 1; :}
nkeynes@359
   417
SHLR Rn {: sh4r.t = sh4r.r[Rn] & 0x00000001; sh4r.r[Rn] >>= 1; :}
nkeynes@359
   418
SHLL2 Rn {: sh4r.r[Rn] <<= 2; :}
nkeynes@359
   419
SHLR2 Rn {: sh4r.r[Rn] >>= 2; :}
nkeynes@359
   420
SHLL8 Rn {: sh4r.r[Rn] <<= 8; :}
nkeynes@359
   421
SHLR8 Rn {: sh4r.r[Rn] >>= 8; :}
nkeynes@359
   422
SHLL16 Rn {: sh4r.r[Rn] <<= 16; :}
nkeynes@359
   423
SHLR16 Rn {: sh4r.r[Rn] >>= 16; :}
nkeynes@359
   424
nkeynes@359
   425
EXTU.B Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x000000FF; :}
nkeynes@359
   426
EXTU.W Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x0000FFFF; :}
nkeynes@359
   427
EXTS.B Rm, Rn {: sh4r.r[Rn] = SIGNEXT8( sh4r.r[Rm]&0x000000FF ); :}
nkeynes@359
   428
EXTS.W Rm, Rn {: sh4r.r[Rn] = SIGNEXT16( sh4r.r[Rm]&0x0000FFFF ); :}
nkeynes@359
   429
SWAP.B Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]&0xFFFF0000) | ((sh4r.r[Rm]&0x0000FF00)>>8) | ((sh4r.r[Rm]&0x000000FF)<<8); :}
nkeynes@359
   430
SWAP.W Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   431
nkeynes@359
   432
CLRT {: sh4r.t = 0; :}
nkeynes@359
   433
SETT {: sh4r.t = 1; :}
nkeynes@359
   434
CLRMAC {: sh4r.mac = 0; :}
nkeynes@359
   435
LDTLB {: /* TODO */ :}
nkeynes@359
   436
CLRS {: sh4r.s = 0; :}
nkeynes@359
   437
SETS {: sh4r.s = 1; :}
nkeynes@359
   438
MOVT Rn {: sh4r.r[Rn] = sh4r.t; :}
nkeynes@359
   439
NOP {: /* NOP */ :}
nkeynes@359
   440
nkeynes@359
   441
PREF @Rn {:
nkeynes@359
   442
     tmp = sh4r.r[Rn];
nkeynes@359
   443
     if( (tmp & 0xFC000000) == 0xE0000000 ) {
nkeynes@369
   444
	 sh4_flush_store_queue(tmp);
nkeynes@359
   445
     }
nkeynes@359
   446
:}
nkeynes@359
   447
OCBI @Rn {: :}
nkeynes@359
   448
OCBP @Rn {: :}
nkeynes@359
   449
OCBWB @Rn {: :}
nkeynes@359
   450
MOVCA.L R0, @Rn {:
nkeynes@359
   451
    tmp = sh4r.r[Rn];
nkeynes@359
   452
    CHECKWALIGN32(tmp);
nkeynes@359
   453
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   454
:}
nkeynes@359
   455
MOV.B Rm, @(R0, Rn) {: MEM_WRITE_BYTE( R0 + sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   456
MOV.W Rm, @(R0, Rn) {: 
nkeynes@359
   457
    CHECKWALIGN16( R0 + sh4r.r[Rn] );
nkeynes@359
   458
    MEM_WRITE_WORD( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   459
:}
nkeynes@359
   460
MOV.L Rm, @(R0, Rn) {:
nkeynes@359
   461
    CHECKWALIGN32( R0 + sh4r.r[Rn] );
nkeynes@359
   462
    MEM_WRITE_LONG( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   463
:}
nkeynes@359
   464
MOV.B @(R0, Rm), Rn {: sh4r.r[Rn] = MEM_READ_BYTE( R0 + sh4r.r[Rm] ); :}
nkeynes@359
   465
MOV.W @(R0, Rm), Rn {: CHECKRALIGN16( R0 + sh4r.r[Rm] );
nkeynes@359
   466
                    sh4r.r[Rn] = MEM_READ_WORD( R0 + sh4r.r[Rm] );
nkeynes@359
   467
:}
nkeynes@359
   468
MOV.L @(R0, Rm), Rn {: CHECKRALIGN32( R0 + sh4r.r[Rm] );
nkeynes@359
   469
                    sh4r.r[Rn] = MEM_READ_LONG( R0 + sh4r.r[Rm] );
nkeynes@359
   470
:}
nkeynes@359
   471
MOV.L Rm, @(disp, Rn) {:
nkeynes@359
   472
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   473
    CHECKWALIGN32( tmp );
nkeynes@359
   474
    MEM_WRITE_LONG( tmp, sh4r.r[Rm] );
nkeynes@359
   475
:}
nkeynes@359
   476
MOV.B Rm, @Rn {: MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   477
MOV.W Rm, @Rn {: CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   478
MOV.L Rm, @Rn {: CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   479
MOV.B Rm, @-Rn {: sh4r.r[Rn] --; MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   480
MOV.W Rm, @-Rn {: sh4r.r[Rn] -= 2; CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   481
MOV.L Rm, @-Rn {: sh4r.r[Rn] -= 4; CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   482
MOV.L @(disp, Rm), Rn {:
nkeynes@359
   483
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   484
    CHECKRALIGN32( tmp );
nkeynes@359
   485
    sh4r.r[Rn] = MEM_READ_LONG( tmp );
nkeynes@359
   486
:}
nkeynes@359
   487
MOV.B @Rm, Rn {: sh4r.r[Rn] = MEM_READ_BYTE( sh4r.r[Rm] ); :}
nkeynes@359
   488
MOV.W @Rm, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_WORD( sh4r.r[Rm] ); :}
nkeynes@359
   489
MOV.L @Rm, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_LONG( sh4r.r[Rm] ); :}
nkeynes@359
   490
MOV Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]; :}
nkeynes@359
   491
MOV.B @Rm+, Rn {: sh4r.r[Rn] = MEM_READ_BYTE( sh4r.r[Rm] ); sh4r.r[Rm] ++; :}
nkeynes@359
   492
MOV.W @Rm+, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_WORD( sh4r.r[Rm] ); sh4r.r[Rm] += 2; :}
nkeynes@359
   493
MOV.L @Rm+, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_LONG( sh4r.r[Rm] ); sh4r.r[Rm] += 4; :}
nkeynes@359
   494
MOV.L @(disp, PC), Rn {:
nkeynes@359
   495
    CHECKSLOTILLEGAL();
nkeynes@359
   496
    tmp = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359
   497
    sh4r.r[Rn] = MEM_READ_LONG( tmp );
nkeynes@359
   498
:}
nkeynes@359
   499
MOV.B R0, @(disp, GBR) {: MEM_WRITE_BYTE( sh4r.gbr + disp, R0 ); :}
nkeynes@359
   500
MOV.W R0, @(disp, GBR) {:
nkeynes@359
   501
    tmp = sh4r.gbr + disp;
nkeynes@359
   502
    CHECKWALIGN16( tmp );
nkeynes@359
   503
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   504
:}
nkeynes@359
   505
MOV.L R0, @(disp, GBR) {:
nkeynes@359
   506
    tmp = sh4r.gbr + disp;
nkeynes@359
   507
    CHECKWALIGN32( tmp );
nkeynes@359
   508
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   509
:}
nkeynes@359
   510
MOV.B @(disp, GBR), R0 {: R0 = MEM_READ_BYTE( sh4r.gbr + disp ); :}
nkeynes@359
   511
MOV.W @(disp, GBR), R0 {: 
nkeynes@359
   512
    tmp = sh4r.gbr + disp;
nkeynes@359
   513
    CHECKRALIGN16( tmp );
nkeynes@359
   514
    R0 = MEM_READ_WORD( tmp );
nkeynes@359
   515
:}
nkeynes@359
   516
MOV.L @(disp, GBR), R0 {:
nkeynes@359
   517
    tmp = sh4r.gbr + disp;
nkeynes@359
   518
    CHECKRALIGN32( tmp );
nkeynes@359
   519
    R0 = MEM_READ_LONG( tmp );
nkeynes@359
   520
:}
nkeynes@359
   521
MOV.B R0, @(disp, Rn) {: MEM_WRITE_BYTE( sh4r.r[Rn] + disp, R0 ); :}
nkeynes@359
   522
MOV.W R0, @(disp, Rn) {: 
nkeynes@359
   523
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   524
    CHECKWALIGN16( tmp );
nkeynes@359
   525
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   526
:}
nkeynes@359
   527
MOV.B @(disp, Rm), R0 {: R0 = MEM_READ_BYTE( sh4r.r[Rm] + disp ); :}
nkeynes@359
   528
MOV.W @(disp, Rm), R0 {: 
nkeynes@359
   529
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   530
    CHECKRALIGN16( tmp );
nkeynes@359
   531
    R0 = MEM_READ_WORD( tmp );
nkeynes@359
   532
:}
nkeynes@359
   533
MOV.W @(disp, PC), Rn {:
nkeynes@359
   534
    CHECKSLOTILLEGAL();
nkeynes@359
   535
    tmp = pc + 4 + disp;
nkeynes@359
   536
    sh4r.r[Rn] = MEM_READ_WORD( tmp );
nkeynes@359
   537
:}
nkeynes@359
   538
MOVA @(disp, PC), R0 {:
nkeynes@359
   539
    CHECKSLOTILLEGAL();
nkeynes@359
   540
    R0 = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359
   541
:}
nkeynes@359
   542
MOV #imm, Rn {:  sh4r.r[Rn] = imm; :}
nkeynes@359
   543
nkeynes@359
   544
CMP/EQ #imm, R0 {: sh4r.t = ( R0 == imm ? 1 : 0 ); :}
nkeynes@359
   545
CMP/EQ Rm, Rn {: sh4r.t = ( sh4r.r[Rm] == sh4r.r[Rn] ? 1 : 0 ); :}
nkeynes@359
   546
CMP/GE Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   547
CMP/GT Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   548
CMP/HI Rm, Rn {: sh4r.t = ( sh4r.r[Rn] > sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   549
CMP/HS Rm, Rn {: sh4r.t = ( sh4r.r[Rn] >= sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   550
CMP/PL Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > 0 ? 1 : 0 ); :}
nkeynes@359
   551
CMP/PZ Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= 0 ? 1 : 0 ); :}
nkeynes@359
   552
CMP/STR Rm, Rn {: 
nkeynes@359
   553
    /* set T = 1 if any byte in RM & RN is the same */
nkeynes@359
   554
    tmp = sh4r.r[Rm] ^ sh4r.r[Rn];
nkeynes@359
   555
    sh4r.t = ((tmp&0x000000FF)==0 || (tmp&0x0000FF00)==0 ||
nkeynes@359
   556
             (tmp&0x00FF0000)==0 || (tmp&0xFF000000)==0)?1:0;
nkeynes@359
   557
:}
nkeynes@359
   558
nkeynes@359
   559
ADD Rm, Rn {: sh4r.r[Rn] += sh4r.r[Rm]; :}
nkeynes@359
   560
ADD #imm, Rn {: sh4r.r[Rn] += imm; :}
nkeynes@359
   561
ADDC Rm, Rn {:
nkeynes@359
   562
    tmp = sh4r.r[Rn];
nkeynes@359
   563
    sh4r.r[Rn] += sh4r.r[Rm] + sh4r.t;
nkeynes@359
   564
    sh4r.t = ( sh4r.r[Rn] < tmp || (sh4r.r[Rn] == tmp && sh4r.t != 0) ? 1 : 0 );
nkeynes@359
   565
:}
nkeynes@359
   566
ADDV Rm, Rn {:
nkeynes@359
   567
    tmp = sh4r.r[Rn] + sh4r.r[Rm];
nkeynes@359
   568
    sh4r.t = ( (sh4r.r[Rn]>>31) == (sh4r.r[Rm]>>31) && ((sh4r.r[Rn]>>31) != (tmp>>31)) );
nkeynes@359
   569
    sh4r.r[Rn] = tmp;
nkeynes@359
   570
:}
nkeynes@359
   571
DIV0U {: sh4r.m = sh4r.q = sh4r.t = 0; :}
nkeynes@359
   572
DIV0S Rm, Rn {: 
nkeynes@359
   573
    sh4r.q = sh4r.r[Rn]>>31;
nkeynes@359
   574
    sh4r.m = sh4r.r[Rm]>>31;
nkeynes@359
   575
    sh4r.t = sh4r.q ^ sh4r.m;
nkeynes@359
   576
:}
nkeynes@359
   577
DIV1 Rm, Rn {:
nkeynes@359
   578
    /* This is just from the sh4p manual with some
nkeynes@359
   579
     * simplifications (someone want to check it's correct? :)
nkeynes@359
   580
     * Why they couldn't just provide a real DIV instruction...
nkeynes@359
   581
     */
nkeynes@359
   582
    uint32_t tmp0, tmp1, tmp2, dir;
nkeynes@359
   583
nkeynes@359
   584
    dir = sh4r.q ^ sh4r.m;
nkeynes@359
   585
    sh4r.q = (sh4r.r[Rn] >> 31);
nkeynes@359
   586
    tmp2 = sh4r.r[Rm];
nkeynes@359
   587
    sh4r.r[Rn] = (sh4r.r[Rn] << 1) | sh4r.t;
nkeynes@359
   588
    tmp0 = sh4r.r[Rn];
nkeynes@359
   589
    if( dir ) {
nkeynes@359
   590
         sh4r.r[Rn] += tmp2;
nkeynes@359
   591
         tmp1 = (sh4r.r[Rn]<tmp0 ? 1 : 0 );
nkeynes@359
   592
    } else {
nkeynes@359
   593
         sh4r.r[Rn] -= tmp2;
nkeynes@359
   594
         tmp1 = (sh4r.r[Rn]>tmp0 ? 1 : 0 );
nkeynes@359
   595
    }
nkeynes@359
   596
    sh4r.q ^= sh4r.m ^ tmp1;
nkeynes@359
   597
    sh4r.t = ( sh4r.q == sh4r.m ? 1 : 0 );
nkeynes@359
   598
:}
nkeynes@359
   599
DMULS.L Rm, Rn {: sh4r.mac = SIGNEXT32(sh4r.r[Rm]) * SIGNEXT32(sh4r.r[Rn]); :}
nkeynes@359
   600
DMULU.L Rm, Rn {: sh4r.mac = ((uint64_t)sh4r.r[Rm]) * ((uint64_t)sh4r.r[Rn]); :}
nkeynes@359
   601
DT Rn {:
nkeynes@359
   602
    sh4r.r[Rn] --;
nkeynes@359
   603
    sh4r.t = ( sh4r.r[Rn] == 0 ? 1 : 0 );
nkeynes@359
   604
:}
nkeynes@359
   605
MAC.W @Rm+, @Rn+ {:
nkeynes@359
   606
    CHECKRALIGN16( sh4r.r[Rn] );
nkeynes@359
   607
    CHECKRALIGN16( sh4r.r[Rm] );
nkeynes@359
   608
    int32_t stmp = SIGNEXT16(MEM_READ_WORD(sh4r.r[Rn]));
nkeynes@359
   609
    sh4r.r[Rn] += 2;
nkeynes@359
   610
    stmp = stmp * SIGNEXT16(MEM_READ_WORD(sh4r.r[Rm]));
nkeynes@359
   611
    sh4r.r[Rm] += 2;
nkeynes@359
   612
    if( sh4r.s ) {
nkeynes@359
   613
	int64_t tmpl = (int64_t)((int32_t)sh4r.mac) + (int64_t)stmp;
nkeynes@359
   614
	if( tmpl > (int64_t)0x000000007FFFFFFFLL ) {
nkeynes@359
   615
	    sh4r.mac = 0x000000017FFFFFFFLL;
nkeynes@359
   616
	} else if( tmpl < (int64_t)0xFFFFFFFF80000000LL ) {
nkeynes@359
   617
	    sh4r.mac = 0x0000000180000000LL;
nkeynes@359
   618
	} else {
nkeynes@359
   619
	    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   620
		((uint32_t)(sh4r.mac + stmp));
nkeynes@359
   621
	}
nkeynes@359
   622
    } else {
nkeynes@359
   623
	sh4r.mac += SIGNEXT32(stmp);
nkeynes@359
   624
    }
nkeynes@359
   625
:}
nkeynes@359
   626
MAC.L @Rm+, @Rn+ {:
nkeynes@359
   627
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   628
    CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@359
   629
    int64_t tmpl = SIGNEXT32(MEM_READ_LONG(sh4r.r[Rn]));
nkeynes@359
   630
    sh4r.r[Rn] += 4;
nkeynes@359
   631
    tmpl = tmpl * SIGNEXT32(MEM_READ_LONG(sh4r.r[Rm])) + sh4r.mac;
nkeynes@359
   632
    sh4r.r[Rm] += 4;
nkeynes@359
   633
    if( sh4r.s ) {
nkeynes@359
   634
        /* 48-bit Saturation. Yuch */
nkeynes@359
   635
        if( tmpl < (int64_t)0xFFFF800000000000LL )
nkeynes@359
   636
            tmpl = 0xFFFF800000000000LL;
nkeynes@359
   637
        else if( tmpl > (int64_t)0x00007FFFFFFFFFFFLL )
nkeynes@359
   638
            tmpl = 0x00007FFFFFFFFFFFLL;
nkeynes@359
   639
    }
nkeynes@359
   640
    sh4r.mac = tmpl;
nkeynes@359
   641
:}
nkeynes@359
   642
MUL.L Rm, Rn {: sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   643
                        (sh4r.r[Rm] * sh4r.r[Rn]); :}
nkeynes@359
   644
MULU.W Rm, Rn {:
nkeynes@359
   645
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   646
               (uint32_t)((sh4r.r[Rm]&0xFFFF) * (sh4r.r[Rn]&0xFFFF));
nkeynes@359
   647
:}
nkeynes@359
   648
MULS.W Rm, Rn {:
nkeynes@359
   649
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   650
               (uint32_t)(SIGNEXT32(sh4r.r[Rm]&0xFFFF) * SIGNEXT32(sh4r.r[Rn]&0xFFFF));
nkeynes@359
   651
:}
nkeynes@359
   652
NEGC Rm, Rn {:
nkeynes@359
   653
    tmp = 0 - sh4r.r[Rm];
nkeynes@359
   654
    sh4r.r[Rn] = tmp - sh4r.t;
nkeynes@359
   655
    sh4r.t = ( 0<tmp || tmp<sh4r.r[Rn] ? 1 : 0 );
nkeynes@359
   656
:}
nkeynes@359
   657
NEG Rm, Rn {: sh4r.r[Rn] = 0 - sh4r.r[Rm]; :}
nkeynes@359
   658
SUB Rm, Rn {: sh4r.r[Rn] -= sh4r.r[Rm]; :}
nkeynes@359
   659
SUBC Rm, Rn {: 
nkeynes@359
   660
    tmp = sh4r.r[Rn];
nkeynes@359
   661
    sh4r.r[Rn] = sh4r.r[Rn] - sh4r.r[Rm] - sh4r.t;
nkeynes@359
   662
    sh4r.t = (sh4r.r[Rn] > tmp || (sh4r.r[Rn] == tmp && sh4r.t == 1));
nkeynes@359
   663
:}
nkeynes@359
   664
nkeynes@359
   665
BRAF Rn {:
nkeynes@359
   666
     CHECKSLOTILLEGAL();
nkeynes@359
   667
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   668
     sh4r.in_delay_slot = 1;
nkeynes@359
   669
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   670
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   671
     return TRUE;
nkeynes@359
   672
:}
nkeynes@359
   673
BSRF Rn {:
nkeynes@359
   674
     CHECKSLOTILLEGAL();
nkeynes@359
   675
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   676
     sh4r.in_delay_slot = 1;
nkeynes@359
   677
     sh4r.pr = sh4r.pc + 4;
nkeynes@359
   678
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   679
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   680
     TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   681
     return TRUE;
nkeynes@359
   682
:}
nkeynes@359
   683
BT disp {:
nkeynes@359
   684
    CHECKSLOTILLEGAL();
nkeynes@359
   685
    if( sh4r.t ) {
nkeynes@359
   686
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   687
        sh4r.pc += disp + 4;
nkeynes@359
   688
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   689
        return TRUE;
nkeynes@359
   690
    }
nkeynes@359
   691
:}
nkeynes@359
   692
BF disp {:
nkeynes@359
   693
    CHECKSLOTILLEGAL();
nkeynes@359
   694
    if( !sh4r.t ) {
nkeynes@359
   695
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   696
        sh4r.pc += disp + 4;
nkeynes@359
   697
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   698
        return TRUE;
nkeynes@359
   699
    }
nkeynes@359
   700
:}
nkeynes@359
   701
BT/S disp {:
nkeynes@359
   702
    CHECKSLOTILLEGAL();
nkeynes@359
   703
    if( sh4r.t ) {
nkeynes@359
   704
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   705
        sh4r.in_delay_slot = 1;
nkeynes@359
   706
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   707
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   708
        sh4r.in_delay_slot = 1;
nkeynes@359
   709
        return TRUE;
nkeynes@359
   710
    }
nkeynes@359
   711
:}
nkeynes@359
   712
BF/S disp {:
nkeynes@359
   713
    CHECKSLOTILLEGAL();
nkeynes@359
   714
    if( !sh4r.t ) {
nkeynes@359
   715
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   716
        sh4r.in_delay_slot = 1;
nkeynes@359
   717
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   718
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   719
        return TRUE;
nkeynes@359
   720
    }
nkeynes@359
   721
:}
nkeynes@359
   722
BRA disp {:
nkeynes@359
   723
    CHECKSLOTILLEGAL();
nkeynes@359
   724
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   725
    sh4r.in_delay_slot = 1;
nkeynes@359
   726
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   727
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   728
    return TRUE;
nkeynes@359
   729
:}
nkeynes@359
   730
BSR disp {:
nkeynes@359
   731
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   732
    CHECKSLOTILLEGAL();
nkeynes@359
   733
    sh4r.in_delay_slot = 1;
nkeynes@359
   734
    sh4r.pr = pc + 4;
nkeynes@359
   735
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   736
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   737
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   738
    return TRUE;
nkeynes@359
   739
:}
nkeynes@359
   740
TRAPA #imm {:
nkeynes@359
   741
    CHECKSLOTILLEGAL();
nkeynes@359
   742
    MMIO_WRITE( MMU, TRA, imm<<2 );
nkeynes@359
   743
    sh4r.pc += 2;
nkeynes@359
   744
    sh4_raise_exception( EXC_TRAP );
nkeynes@359
   745
:}
nkeynes@359
   746
RTS {: 
nkeynes@359
   747
    CHECKSLOTILLEGAL();
nkeynes@359
   748
    CHECKDEST( sh4r.pr );
nkeynes@359
   749
    sh4r.in_delay_slot = 1;
nkeynes@359
   750
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   751
    sh4r.new_pc = sh4r.pr;
nkeynes@359
   752
    TRACE_RETURN( pc, sh4r.new_pc );
nkeynes@359
   753
    return TRUE;
nkeynes@359
   754
:}
nkeynes@359
   755
SLEEP {:
nkeynes@359
   756
    if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
nkeynes@359
   757
	sh4r.sh4_state = SH4_STATE_STANDBY;
nkeynes@359
   758
    } else {
nkeynes@359
   759
	sh4r.sh4_state = SH4_STATE_SLEEP;
nkeynes@359
   760
    }
nkeynes@359
   761
    return FALSE; /* Halt CPU */
nkeynes@359
   762
:}
nkeynes@359
   763
RTE {:
nkeynes@359
   764
    CHECKPRIV();
nkeynes@359
   765
    CHECKDEST( sh4r.spc );
nkeynes@359
   766
    CHECKSLOTILLEGAL();
nkeynes@359
   767
    sh4r.in_delay_slot = 1;
nkeynes@359
   768
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   769
    sh4r.new_pc = sh4r.spc;
nkeynes@374
   770
    sh4_write_sr( sh4r.ssr );
nkeynes@359
   771
    return TRUE;
nkeynes@359
   772
:}
nkeynes@359
   773
JMP @Rn {:
nkeynes@359
   774
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   775
    CHECKSLOTILLEGAL();
nkeynes@359
   776
    sh4r.in_delay_slot = 1;
nkeynes@359
   777
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   778
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   779
    return TRUE;
nkeynes@359
   780
:}
nkeynes@359
   781
JSR @Rn {:
nkeynes@359
   782
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   783
    CHECKSLOTILLEGAL();
nkeynes@359
   784
    sh4r.in_delay_slot = 1;
nkeynes@359
   785
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   786
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   787
    sh4r.pr = pc + 4;
nkeynes@359
   788
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   789
    return TRUE;
nkeynes@359
   790
:}
nkeynes@359
   791
STS MACH, Rn {: sh4r.r[Rn] = (sh4r.mac>>32); :}
nkeynes@359
   792
STS.L MACH, @-Rn {:
nkeynes@359
   793
    sh4r.r[Rn] -= 4;
nkeynes@359
   794
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   795
    MEM_WRITE_LONG( sh4r.r[Rn], (sh4r.mac>>32) );
nkeynes@359
   796
:}
nkeynes@359
   797
STC.L SR, @-Rn {:
nkeynes@359
   798
    CHECKPRIV();
nkeynes@359
   799
    sh4r.r[Rn] -= 4;
nkeynes@359
   800
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   801
    MEM_WRITE_LONG( sh4r.r[Rn], sh4_read_sr() );
nkeynes@359
   802
:}
nkeynes@359
   803
LDS.L @Rm+, MACH {:
nkeynes@359
   804
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   805
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@359
   806
               (((uint64_t)MEM_READ_LONG(sh4r.r[Rm]))<<32);
nkeynes@359
   807
    sh4r.r[Rm] += 4;
nkeynes@359
   808
:}
nkeynes@359
   809
LDC.L @Rm+, SR {:
nkeynes@359
   810
    CHECKSLOTILLEGAL();
nkeynes@359
   811
    CHECKPRIV();
nkeynes@359
   812
    CHECKWALIGN32( sh4r.r[Rm] );
nkeynes@374
   813
    sh4_write_sr( MEM_READ_LONG(sh4r.r[Rm]) );
nkeynes@359
   814
    sh4r.r[Rm] +=4;
nkeynes@359
   815
:}
nkeynes@359
   816
LDS Rm, MACH {:
nkeynes@359
   817
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@359
   818
               (((uint64_t)sh4r.r[Rm])<<32);
nkeynes@359
   819
:}
nkeynes@359
   820
LDC Rm, SR {:
nkeynes@359
   821
    CHECKSLOTILLEGAL();
nkeynes@359
   822
    CHECKPRIV();
nkeynes@374
   823
    sh4_write_sr( sh4r.r[Rm] );
nkeynes@359
   824
:}
nkeynes@359
   825
LDC Rm, SGR {:
nkeynes@359
   826
    CHECKPRIV();
nkeynes@359
   827
    sh4r.sgr = sh4r.r[Rm];
nkeynes@359
   828
:}
nkeynes@359
   829
LDC.L @Rm+, SGR {:
nkeynes@359
   830
    CHECKPRIV();
nkeynes@359
   831
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   832
    sh4r.sgr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   833
    sh4r.r[Rm] +=4;
nkeynes@359
   834
:}
nkeynes@359
   835
STS MACL, Rn {: sh4r.r[Rn] = (uint32_t)sh4r.mac; :}
nkeynes@359
   836
STS.L MACL, @-Rn {:
nkeynes@359
   837
    sh4r.r[Rn] -= 4;
nkeynes@359
   838
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   839
    MEM_WRITE_LONG( sh4r.r[Rn], (uint32_t)sh4r.mac );
nkeynes@359
   840
:}
nkeynes@359
   841
STC.L GBR, @-Rn {:
nkeynes@359
   842
    sh4r.r[Rn] -= 4;
nkeynes@359
   843
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   844
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.gbr );
nkeynes@359
   845
:}
nkeynes@359
   846
LDS.L @Rm+, MACL {:
nkeynes@359
   847
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   848
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   849
               (uint64_t)((uint32_t)MEM_READ_LONG(sh4r.r[Rm]));
nkeynes@359
   850
    sh4r.r[Rm] += 4;
nkeynes@359
   851
:}
nkeynes@359
   852
LDC.L @Rm+, GBR {:
nkeynes@359
   853
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   854
    sh4r.gbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   855
    sh4r.r[Rm] +=4;
nkeynes@359
   856
:}
nkeynes@359
   857
LDS Rm, MACL {:
nkeynes@359
   858
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   859
               (uint64_t)((uint32_t)(sh4r.r[Rm]));
nkeynes@359
   860
:}
nkeynes@359
   861
LDC Rm, GBR {: sh4r.gbr = sh4r.r[Rm]; :}
nkeynes@359
   862
STS PR, Rn {: sh4r.r[Rn] = sh4r.pr; :}
nkeynes@359
   863
STS.L PR, @-Rn {:
nkeynes@359
   864
    sh4r.r[Rn] -= 4;
nkeynes@359
   865
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   866
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.pr );
nkeynes@359
   867
:}
nkeynes@359
   868
STC.L VBR, @-Rn {:
nkeynes@359
   869
    CHECKPRIV();
nkeynes@359
   870
    sh4r.r[Rn] -= 4;
nkeynes@359
   871
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   872
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.vbr );
nkeynes@359
   873
:}
nkeynes@359
   874
LDS.L @Rm+, PR {:
nkeynes@359
   875
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   876
    sh4r.pr = MEM_READ_LONG( sh4r.r[Rm] );
nkeynes@359
   877
    sh4r.r[Rm] += 4;
nkeynes@359
   878
:}
nkeynes@359
   879
LDC.L @Rm+, VBR {:
nkeynes@359
   880
    CHECKPRIV();
nkeynes@359
   881
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   882
    sh4r.vbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   883
    sh4r.r[Rm] +=4;
nkeynes@359
   884
:}
nkeynes@359
   885
LDS Rm, PR {: sh4r.pr = sh4r.r[Rm]; :}
nkeynes@359
   886
LDC Rm, VBR {:
nkeynes@359
   887
    CHECKPRIV();
nkeynes@359
   888
    sh4r.vbr = sh4r.r[Rm];
nkeynes@359
   889
:}
nkeynes@359
   890
STC SGR, Rn {:
nkeynes@359
   891
    CHECKPRIV();
nkeynes@359
   892
    sh4r.r[Rn] = sh4r.sgr;
nkeynes@359
   893
:}
nkeynes@359
   894
STC.L SGR, @-Rn {:
nkeynes@359
   895
    CHECKPRIV();
nkeynes@359
   896
    sh4r.r[Rn] -= 4;
nkeynes@359
   897
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   898
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.sgr );
nkeynes@359
   899
:}
nkeynes@359
   900
STC.L SSR, @-Rn {:
nkeynes@359
   901
    CHECKPRIV();
nkeynes@359
   902
    sh4r.r[Rn] -= 4;
nkeynes@359
   903
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   904
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.ssr );
nkeynes@359
   905
:}
nkeynes@359
   906
LDC.L @Rm+, SSR {:
nkeynes@359
   907
    CHECKPRIV();
nkeynes@359
   908
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   909
    sh4r.ssr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   910
    sh4r.r[Rm] +=4;
nkeynes@359
   911
:}
nkeynes@359
   912
LDC Rm, SSR {:
nkeynes@359
   913
    CHECKPRIV();
nkeynes@359
   914
    sh4r.ssr = sh4r.r[Rm];
nkeynes@359
   915
:}
nkeynes@359
   916
STC.L SPC, @-Rn {:
nkeynes@359
   917
    CHECKPRIV();
nkeynes@359
   918
    sh4r.r[Rn] -= 4;
nkeynes@359
   919
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   920
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.spc );
nkeynes@359
   921
:}
nkeynes@359
   922
LDC.L @Rm+, SPC {:
nkeynes@359
   923
    CHECKPRIV();
nkeynes@359
   924
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   925
    sh4r.spc = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   926
    sh4r.r[Rm] +=4;
nkeynes@359
   927
:}
nkeynes@359
   928
LDC Rm, SPC {:
nkeynes@359
   929
    CHECKPRIV();
nkeynes@359
   930
    sh4r.spc = sh4r.r[Rm];
nkeynes@359
   931
:}
nkeynes@359
   932
STS FPUL, Rn {: sh4r.r[Rn] = sh4r.fpul; :}
nkeynes@359
   933
STS.L FPUL, @-Rn {:
nkeynes@359
   934
    sh4r.r[Rn] -= 4;
nkeynes@359
   935
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   936
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.fpul );
nkeynes@359
   937
:}
nkeynes@359
   938
LDS.L @Rm+, FPUL {:
nkeynes@359
   939
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   940
    sh4r.fpul = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   941
    sh4r.r[Rm] +=4;
nkeynes@359
   942
:}
nkeynes@359
   943
LDS Rm, FPUL {: sh4r.fpul = sh4r.r[Rm]; :}
nkeynes@359
   944
STS FPSCR, Rn {: sh4r.r[Rn] = sh4r.fpscr; :}
nkeynes@359
   945
STS.L FPSCR, @-Rn {:
nkeynes@359
   946
    sh4r.r[Rn] -= 4;
nkeynes@359
   947
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   948
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.fpscr );
nkeynes@359
   949
:}
nkeynes@359
   950
LDS.L @Rm+, FPSCR {:
nkeynes@359
   951
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   952
    sh4r.fpscr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   953
    sh4r.r[Rm] +=4;
nkeynes@374
   954
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@359
   955
:}
nkeynes@374
   956
LDS Rm, FPSCR {: 
nkeynes@374
   957
    sh4r.fpscr = sh4r.r[Rm]; 
nkeynes@374
   958
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
   959
:}
nkeynes@359
   960
STC DBR, Rn {: CHECKPRIV(); sh4r.r[Rn] = sh4r.dbr; :}
nkeynes@359
   961
STC.L DBR, @-Rn {:
nkeynes@359
   962
    CHECKPRIV();
nkeynes@359
   963
    sh4r.r[Rn] -= 4;
nkeynes@359
   964
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   965
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.dbr );
nkeynes@359
   966
:}
nkeynes@359
   967
LDC.L @Rm+, DBR {:
nkeynes@359
   968
    CHECKPRIV();
nkeynes@359
   969
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   970
    sh4r.dbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   971
    sh4r.r[Rm] +=4;
nkeynes@359
   972
:}
nkeynes@359
   973
LDC Rm, DBR {:
nkeynes@359
   974
    CHECKPRIV();
nkeynes@359
   975
    sh4r.dbr = sh4r.r[Rm];
nkeynes@359
   976
:}
nkeynes@359
   977
STC.L Rm_BANK, @-Rn {:
nkeynes@359
   978
    CHECKPRIV();
nkeynes@359
   979
    sh4r.r[Rn] -= 4;
nkeynes@359
   980
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   981
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r_bank[Rm_BANK] );
nkeynes@359
   982
:}
nkeynes@359
   983
LDC.L @Rm+, Rn_BANK {:
nkeynes@359
   984
    CHECKPRIV();
nkeynes@359
   985
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   986
    sh4r.r_bank[Rn_BANK] = MEM_READ_LONG( sh4r.r[Rm] );
nkeynes@359
   987
    sh4r.r[Rm] += 4;
nkeynes@359
   988
:}
nkeynes@359
   989
LDC Rm, Rn_BANK {:
nkeynes@359
   990
    CHECKPRIV();
nkeynes@359
   991
    sh4r.r_bank[Rn_BANK] = sh4r.r[Rm];
nkeynes@359
   992
:}
nkeynes@359
   993
STC SR, Rn {: 
nkeynes@359
   994
    CHECKPRIV();
nkeynes@359
   995
    sh4r.r[Rn] = sh4_read_sr();
nkeynes@359
   996
:}
nkeynes@359
   997
STC GBR, Rn {:
nkeynes@359
   998
    CHECKPRIV();
nkeynes@359
   999
    sh4r.r[Rn] = sh4r.gbr;
nkeynes@359
  1000
:}
nkeynes@359
  1001
STC VBR, Rn {:
nkeynes@359
  1002
    CHECKPRIV();
nkeynes@359
  1003
    sh4r.r[Rn] = sh4r.vbr;
nkeynes@359
  1004
:}
nkeynes@359
  1005
STC SSR, Rn {:
nkeynes@359
  1006
    CHECKPRIV();
nkeynes@359
  1007
    sh4r.r[Rn] = sh4r.ssr;
nkeynes@359
  1008
:}
nkeynes@359
  1009
STC SPC, Rn {:
nkeynes@359
  1010
    CHECKPRIV();
nkeynes@359
  1011
    sh4r.r[Rn] = sh4r.spc;
nkeynes@359
  1012
:}
nkeynes@359
  1013
STC Rm_BANK, Rn {:
nkeynes@359
  1014
    CHECKPRIV();
nkeynes@359
  1015
    sh4r.r[Rn] = sh4r.r_bank[Rm_BANK];
nkeynes@359
  1016
:}
nkeynes@359
  1017
nkeynes@359
  1018
FADD FRm, FRn {:
nkeynes@359
  1019
    CHECKFPUEN();
nkeynes@359
  1020
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1021
	DR(FRn) += DR(FRm);
nkeynes@359
  1022
    } else {
nkeynes@359
  1023
	FR(FRn) += FR(FRm);
nkeynes@359
  1024
    }
nkeynes@359
  1025
:}
nkeynes@359
  1026
FSUB FRm, FRn {:
nkeynes@359
  1027
    CHECKFPUEN();
nkeynes@359
  1028
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1029
	DR(FRn) -= DR(FRm);
nkeynes@359
  1030
    } else {
nkeynes@359
  1031
	FR(FRn) -= FR(FRm);
nkeynes@359
  1032
    }
nkeynes@359
  1033
:}
nkeynes@359
  1034
nkeynes@359
  1035
FMUL FRm, FRn {:
nkeynes@359
  1036
    CHECKFPUEN();
nkeynes@359
  1037
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1038
	DR(FRn) *= DR(FRm);
nkeynes@359
  1039
    } else {
nkeynes@359
  1040
	FR(FRn) *= FR(FRm);
nkeynes@359
  1041
    }
nkeynes@359
  1042
:}
nkeynes@359
  1043
nkeynes@359
  1044
FDIV FRm, FRn {:
nkeynes@359
  1045
    CHECKFPUEN();
nkeynes@359
  1046
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1047
	DR(FRn) /= DR(FRm);
nkeynes@359
  1048
    } else {
nkeynes@359
  1049
	FR(FRn) /= FR(FRm);
nkeynes@359
  1050
    }
nkeynes@359
  1051
:}
nkeynes@359
  1052
nkeynes@359
  1053
FCMP/EQ FRm, FRn {:
nkeynes@359
  1054
    CHECKFPUEN();
nkeynes@359
  1055
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1056
	sh4r.t = ( DR(FRn) == DR(FRm) ? 1 : 0 );
nkeynes@359
  1057
    } else {
nkeynes@359
  1058
	sh4r.t = ( FR(FRn) == FR(FRm) ? 1 : 0 );
nkeynes@359
  1059
    }
nkeynes@359
  1060
:}
nkeynes@359
  1061
nkeynes@359
  1062
FCMP/GT FRm, FRn {:
nkeynes@359
  1063
    CHECKFPUEN();
nkeynes@359
  1064
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1065
	sh4r.t = ( DR(FRn) > DR(FRm) ? 1 : 0 );
nkeynes@359
  1066
    } else {
nkeynes@359
  1067
	sh4r.t = ( FR(FRn) > FR(FRm) ? 1 : 0 );
nkeynes@359
  1068
    }
nkeynes@359
  1069
:}
nkeynes@359
  1070
nkeynes@359
  1071
FMOV @(R0, Rm), FRn {: MEM_FP_READ( sh4r.r[Rm] + R0, FRn ); :}
nkeynes@359
  1072
FMOV FRm, @(R0, Rn) {: MEM_FP_WRITE( sh4r.r[Rn] + R0, FRm ); :}
nkeynes@359
  1073
FMOV @Rm, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); :}
nkeynes@359
  1074
FMOV @Rm+, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); sh4r.r[Rm] += FP_WIDTH; :}
nkeynes@359
  1075
FMOV FRm, @Rn {: MEM_FP_WRITE( sh4r.r[Rn], FRm ); :}
nkeynes@359
  1076
FMOV FRm, @-Rn {: sh4r.r[Rn] -= FP_WIDTH; MEM_FP_WRITE( sh4r.r[Rn], FRm ); :}
nkeynes@359
  1077
FMOV FRm, FRn {: 
nkeynes@359
  1078
    if( IS_FPU_DOUBLESIZE() )
nkeynes@359
  1079
	DR(FRn) = DR(FRm);
nkeynes@359
  1080
    else
nkeynes@359
  1081
	FR(FRn) = FR(FRm);
nkeynes@359
  1082
:}
nkeynes@359
  1083
FSTS FPUL, FRn {: CHECKFPUEN(); FR(FRn) = FPULf; :}
nkeynes@359
  1084
FLDS FRm, FPUL {: CHECKFPUEN(); FPULf = FR(FRm); :}
nkeynes@359
  1085
FLOAT FPUL, FRn {: 
nkeynes@359
  1086
    CHECKFPUEN();
nkeynes@374
  1087
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
  1088
	if( FRn&1 ) { // No, really...
nkeynes@374
  1089
	    dtmp = (double)FPULi;
nkeynes@374
  1090
	    FR(FRn) = *(((float *)&dtmp)+1);
nkeynes@374
  1091
	} else {
nkeynes@374
  1092
	    DRF(FRn>>1) = (double)FPULi;
nkeynes@374
  1093
	}
nkeynes@374
  1094
    } else {
nkeynes@359
  1095
	FR(FRn) = (float)FPULi;
nkeynes@374
  1096
    }
nkeynes@359
  1097
:}
nkeynes@359
  1098
FTRC FRm, FPUL {:
nkeynes@359
  1099
    CHECKFPUEN();
nkeynes@359
  1100
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
  1101
	if( FRm&1 ) {
nkeynes@374
  1102
	    dtmp = 0;
nkeynes@374
  1103
	    *(((float *)&dtmp)+1) = FR(FRm);
nkeynes@374
  1104
	} else {
nkeynes@374
  1105
	    dtmp = DRF(FRm>>1);
nkeynes@374
  1106
	}
nkeynes@359
  1107
        if( dtmp >= MAX_INTF )
nkeynes@359
  1108
            FPULi = MAX_INT;
nkeynes@359
  1109
        else if( dtmp <= MIN_INTF )
nkeynes@359
  1110
            FPULi = MIN_INT;
nkeynes@359
  1111
        else 
nkeynes@359
  1112
            FPULi = (int32_t)dtmp;
nkeynes@359
  1113
    } else {
nkeynes@359
  1114
	ftmp = FR(FRm);
nkeynes@359
  1115
	if( ftmp >= MAX_INTF )
nkeynes@359
  1116
	    FPULi = MAX_INT;
nkeynes@359
  1117
	else if( ftmp <= MIN_INTF )
nkeynes@359
  1118
	    FPULi = MIN_INT;
nkeynes@359
  1119
	else
nkeynes@359
  1120
	    FPULi = (int32_t)ftmp;
nkeynes@359
  1121
    }
nkeynes@359
  1122
:}
nkeynes@359
  1123
FNEG FRn {:
nkeynes@359
  1124
    CHECKFPUEN();
nkeynes@359
  1125
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1126
	DR(FRn) = -DR(FRn);
nkeynes@359
  1127
    } else {
nkeynes@359
  1128
        FR(FRn) = -FR(FRn);
nkeynes@359
  1129
    }
nkeynes@359
  1130
:}
nkeynes@359
  1131
FABS FRn {:
nkeynes@359
  1132
    CHECKFPUEN();
nkeynes@359
  1133
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1134
	DR(FRn) = fabs(DR(FRn));
nkeynes@359
  1135
    } else {
nkeynes@359
  1136
        FR(FRn) = fabsf(FR(FRn));
nkeynes@359
  1137
    }
nkeynes@359
  1138
:}
nkeynes@359
  1139
FSQRT FRn {:
nkeynes@359
  1140
    CHECKFPUEN();
nkeynes@359
  1141
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1142
	DR(FRn) = sqrt(DR(FRn));
nkeynes@359
  1143
    } else {
nkeynes@359
  1144
        FR(FRn) = sqrtf(FR(FRn));
nkeynes@359
  1145
    }
nkeynes@359
  1146
:}
nkeynes@359
  1147
FLDI0 FRn {:
nkeynes@359
  1148
    CHECKFPUEN();
nkeynes@359
  1149
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1150
	DR(FRn) = 0.0;
nkeynes@359
  1151
    } else {
nkeynes@359
  1152
        FR(FRn) = 0.0;
nkeynes@359
  1153
    }
nkeynes@359
  1154
:}
nkeynes@359
  1155
FLDI1 FRn {:
nkeynes@359
  1156
    CHECKFPUEN();
nkeynes@359
  1157
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1158
	DR(FRn) = 1.0;
nkeynes@359
  1159
    } else {
nkeynes@359
  1160
        FR(FRn) = 1.0;
nkeynes@359
  1161
    }
nkeynes@359
  1162
:}
nkeynes@359
  1163
FMAC FR0, FRm, FRn {:
nkeynes@359
  1164
    CHECKFPUEN();
nkeynes@359
  1165
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1166
        DR(FRn) += DR(FRm)*DR(0);
nkeynes@359
  1167
    } else {
nkeynes@359
  1168
	FR(FRn) += FR(FRm)*FR(0);
nkeynes@359
  1169
    }
nkeynes@359
  1170
:}
nkeynes@374
  1171
FRCHG {: 
nkeynes@374
  1172
    CHECKFPUEN(); 
nkeynes@374
  1173
    sh4r.fpscr ^= FPSCR_FR; 
nkeynes@374
  1174
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
  1175
:}
nkeynes@359
  1176
FSCHG {: CHECKFPUEN(); sh4r.fpscr ^= FPSCR_SZ; :}
nkeynes@359
  1177
FCNVSD FPUL, FRn {:
nkeynes@359
  1178
    CHECKFPUEN();
nkeynes@359
  1179
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1180
	DR(FRn) = (double)FPULf;
nkeynes@359
  1181
    }
nkeynes@359
  1182
:}
nkeynes@359
  1183
FCNVDS FRm, FPUL {:
nkeynes@359
  1184
    CHECKFPUEN();
nkeynes@359
  1185
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1186
	FPULf = (float)DR(FRm);
nkeynes@359
  1187
    }
nkeynes@359
  1188
:}
nkeynes@359
  1189
nkeynes@359
  1190
FSRRA FRn {:
nkeynes@359
  1191
    CHECKFPUEN();
nkeynes@359
  1192
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1193
	FR(FRn) = 1.0/sqrtf(FR(FRn));
nkeynes@359
  1194
    }
nkeynes@359
  1195
:}
nkeynes@359
  1196
FIPR FVm, FVn {:
nkeynes@359
  1197
    CHECKFPUEN();
nkeynes@359
  1198
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1199
        int tmp2 = FVn<<2;
nkeynes@359
  1200
        tmp = FVm<<2;
nkeynes@359
  1201
        FR(tmp2+3) = FR(tmp)*FR(tmp2) +
nkeynes@359
  1202
            FR(tmp+1)*FR(tmp2+1) +
nkeynes@359
  1203
            FR(tmp+2)*FR(tmp2+2) +
nkeynes@359
  1204
            FR(tmp+3)*FR(tmp2+3);
nkeynes@359
  1205
    }
nkeynes@359
  1206
:}
nkeynes@359
  1207
FSCA FPUL, FRn {:
nkeynes@359
  1208
    CHECKFPUEN();
nkeynes@359
  1209
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1210
        float angle = (((float)(FPULi&0xFFFF))/65536.0) * 2 * M_PI;
nkeynes@359
  1211
        FR(FRn) = sinf(angle);
nkeynes@359
  1212
        FR((FRn)+1) = cosf(angle);
nkeynes@359
  1213
    }
nkeynes@359
  1214
:}
nkeynes@359
  1215
FTRV XMTRX, FVn {:
nkeynes@359
  1216
    CHECKFPUEN();
nkeynes@359
  1217
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1218
        tmp = FVn<<2;
nkeynes@374
  1219
	float *xf = &sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][0];
nkeynes@359
  1220
        float fv[4] = { FR(tmp), FR(tmp+1), FR(tmp+2), FR(tmp+3) };
nkeynes@374
  1221
        FR(tmp) = xf[1] * fv[0] + xf[5]*fv[1] +
nkeynes@374
  1222
	    xf[9]*fv[2] + xf[13]*fv[3];
nkeynes@374
  1223
        FR(tmp+1) = xf[0] * fv[0] + xf[4]*fv[1] +
nkeynes@374
  1224
	    xf[8]*fv[2] + xf[12]*fv[3];
nkeynes@374
  1225
        FR(tmp+2) = xf[3] * fv[0] + xf[7]*fv[1] +
nkeynes@374
  1226
	    xf[11]*fv[2] + xf[15]*fv[3];
nkeynes@374
  1227
        FR(tmp+3) = xf[2] * fv[0] + xf[6]*fv[1] +
nkeynes@374
  1228
	    xf[10]*fv[2] + xf[14]*fv[3];
nkeynes@359
  1229
    }
nkeynes@359
  1230
:}
nkeynes@359
  1231
UNDEF {:
nkeynes@359
  1232
    UNDEF(ir);
nkeynes@359
  1233
:}
nkeynes@359
  1234
%%
nkeynes@359
  1235
    sh4r.pc = sh4r.new_pc;
nkeynes@359
  1236
    sh4r.new_pc += 2;
nkeynes@359
  1237
    sh4r.in_delay_slot = 0;
nkeynes@359
  1238
    return TRUE;
nkeynes@359
  1239
}
.