nkeynes@378 | 1 | /**
|
nkeynes@401 | 2 | * $Id: sh4.c,v 1.2 2007-09-20 08:37:19 nkeynes Exp $
|
nkeynes@378 | 3 | *
|
nkeynes@378 | 4 | * SH4 parent module for all CPU modes and SH4 peripheral
|
nkeynes@378 | 5 | * modules.
|
nkeynes@378 | 6 | *
|
nkeynes@378 | 7 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@378 | 8 | *
|
nkeynes@378 | 9 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@378 | 10 | * it under the terms of the GNU General Public License as published by
|
nkeynes@378 | 11 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@378 | 12 | * (at your option) any later version.
|
nkeynes@378 | 13 | *
|
nkeynes@378 | 14 | * This program is distributed in the hope that it will be useful,
|
nkeynes@378 | 15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@378 | 16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@378 | 17 | * GNU General Public License for more details.
|
nkeynes@378 | 18 | */
|
nkeynes@378 | 19 |
|
nkeynes@378 | 20 | #define MODULE sh4_module
|
nkeynes@378 | 21 | #include <math.h>
|
nkeynes@378 | 22 | #include "dream.h"
|
nkeynes@378 | 23 | #include "sh4/sh4core.h"
|
nkeynes@378 | 24 | #include "sh4/sh4mmio.h"
|
nkeynes@378 | 25 | #include "sh4/intc.h"
|
nkeynes@378 | 26 | #include "mem.h"
|
nkeynes@378 | 27 | #include "clock.h"
|
nkeynes@378 | 28 | #include "syscall.h"
|
nkeynes@378 | 29 |
|
nkeynes@401 | 30 | #define EXV_EXCEPTION 0x100 /* General exception vector */
|
nkeynes@401 | 31 | #define EXV_TLBMISS 0x400 /* TLB-miss exception vector */
|
nkeynes@401 | 32 | #define EXV_INTERRUPT 0x600 /* External interrupt vector */
|
nkeynes@401 | 33 |
|
nkeynes@378 | 34 | void sh4_init( void );
|
nkeynes@378 | 35 | void sh4_reset( void );
|
nkeynes@378 | 36 | void sh4_start( void );
|
nkeynes@378 | 37 | void sh4_stop( void );
|
nkeynes@378 | 38 | void sh4_save_state( FILE *f );
|
nkeynes@378 | 39 | int sh4_load_state( FILE *f );
|
nkeynes@378 | 40 |
|
nkeynes@378 | 41 | uint32_t sh4_run_slice( uint32_t );
|
nkeynes@378 | 42 | uint32_t sh4_xlat_run_slice( uint32_t );
|
nkeynes@378 | 43 |
|
nkeynes@378 | 44 | struct dreamcast_module sh4_module = { "SH4", sh4_init, sh4_reset,
|
nkeynes@378 | 45 | NULL, sh4_run_slice, sh4_stop,
|
nkeynes@378 | 46 | sh4_save_state, sh4_load_state };
|
nkeynes@378 | 47 |
|
nkeynes@378 | 48 | struct sh4_registers sh4r;
|
nkeynes@378 | 49 | struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
|
nkeynes@378 | 50 | int sh4_breakpoint_count = 0;
|
nkeynes@378 | 51 |
|
nkeynes@378 | 52 | void sh4_set_use_xlat( gboolean use )
|
nkeynes@378 | 53 | {
|
nkeynes@378 | 54 | if( use ) {
|
nkeynes@378 | 55 | xlat_cache_init();
|
nkeynes@378 | 56 | sh4_x86_init();
|
nkeynes@378 | 57 | sh4_module.run_time_slice = sh4_xlat_run_slice;
|
nkeynes@378 | 58 | } else {
|
nkeynes@378 | 59 | sh4_module.run_time_slice = sh4_run_slice;
|
nkeynes@378 | 60 | }
|
nkeynes@378 | 61 | }
|
nkeynes@378 | 62 |
|
nkeynes@378 | 63 | void sh4_init(void)
|
nkeynes@378 | 64 | {
|
nkeynes@378 | 65 | register_io_regions( mmio_list_sh4mmio );
|
nkeynes@378 | 66 | MMU_init();
|
nkeynes@378 | 67 | sh4_reset();
|
nkeynes@378 | 68 | }
|
nkeynes@378 | 69 |
|
nkeynes@378 | 70 | void sh4_reset(void)
|
nkeynes@378 | 71 | {
|
nkeynes@378 | 72 | /* zero everything out, for the sake of having a consistent state. */
|
nkeynes@378 | 73 | memset( &sh4r, 0, sizeof(sh4r) );
|
nkeynes@378 | 74 |
|
nkeynes@378 | 75 | /* Resume running if we were halted */
|
nkeynes@378 | 76 | sh4r.sh4_state = SH4_STATE_RUNNING;
|
nkeynes@378 | 77 |
|
nkeynes@378 | 78 | sh4r.pc = 0xA0000000;
|
nkeynes@378 | 79 | sh4r.new_pc= 0xA0000002;
|
nkeynes@378 | 80 | sh4r.vbr = 0x00000000;
|
nkeynes@378 | 81 | sh4r.fpscr = 0x00040001;
|
nkeynes@378 | 82 | sh4r.sr = 0x700000F0;
|
nkeynes@378 | 83 | sh4r.fr_bank = &sh4r.fr[0][0];
|
nkeynes@378 | 84 |
|
nkeynes@378 | 85 | /* Mem reset will do this, but if we want to reset _just_ the SH4... */
|
nkeynes@378 | 86 | MMIO_WRITE( MMU, EXPEVT, EXC_POWER_RESET );
|
nkeynes@378 | 87 |
|
nkeynes@378 | 88 | /* Peripheral modules */
|
nkeynes@378 | 89 | CPG_reset();
|
nkeynes@378 | 90 | INTC_reset();
|
nkeynes@378 | 91 | MMU_reset();
|
nkeynes@378 | 92 | TMU_reset();
|
nkeynes@378 | 93 | SCIF_reset();
|
nkeynes@401 | 94 | sh4_stats_reset();
|
nkeynes@378 | 95 | }
|
nkeynes@378 | 96 |
|
nkeynes@378 | 97 | void sh4_stop(void)
|
nkeynes@378 | 98 | {
|
nkeynes@378 | 99 |
|
nkeynes@378 | 100 | }
|
nkeynes@378 | 101 |
|
nkeynes@378 | 102 | void sh4_save_state( FILE *f )
|
nkeynes@378 | 103 | {
|
nkeynes@401 | 104 | if( sh4_module.run_time_slice == sh4_xlat_run_slice ) {
|
nkeynes@401 | 105 | /* If we were running with the translator, update new_pc and in_delay_slot */
|
nkeynes@401 | 106 | sh4r.new_pc = sh4r.pc+2;
|
nkeynes@401 | 107 | sh4r.in_delay_slot = FALSE;
|
nkeynes@401 | 108 | }
|
nkeynes@401 | 109 |
|
nkeynes@378 | 110 | fwrite( &sh4r, sizeof(sh4r), 1, f );
|
nkeynes@378 | 111 | MMU_save_state( f );
|
nkeynes@378 | 112 | INTC_save_state( f );
|
nkeynes@378 | 113 | TMU_save_state( f );
|
nkeynes@378 | 114 | SCIF_save_state( f );
|
nkeynes@378 | 115 | }
|
nkeynes@378 | 116 |
|
nkeynes@378 | 117 | int sh4_load_state( FILE * f )
|
nkeynes@378 | 118 | {
|
nkeynes@378 | 119 | fread( &sh4r, sizeof(sh4r), 1, f );
|
nkeynes@378 | 120 | MMU_load_state( f );
|
nkeynes@378 | 121 | INTC_load_state( f );
|
nkeynes@378 | 122 | TMU_load_state( f );
|
nkeynes@378 | 123 | return SCIF_load_state( f );
|
nkeynes@378 | 124 | }
|
nkeynes@378 | 125 |
|
nkeynes@378 | 126 |
|
nkeynes@378 | 127 | void sh4_set_breakpoint( uint32_t pc, int type )
|
nkeynes@378 | 128 | {
|
nkeynes@378 | 129 | sh4_breakpoints[sh4_breakpoint_count].address = pc;
|
nkeynes@378 | 130 | sh4_breakpoints[sh4_breakpoint_count].type = type;
|
nkeynes@378 | 131 | sh4_breakpoint_count++;
|
nkeynes@378 | 132 | }
|
nkeynes@378 | 133 |
|
nkeynes@378 | 134 | gboolean sh4_clear_breakpoint( uint32_t pc, int type )
|
nkeynes@378 | 135 | {
|
nkeynes@378 | 136 | int i;
|
nkeynes@378 | 137 |
|
nkeynes@378 | 138 | for( i=0; i<sh4_breakpoint_count; i++ ) {
|
nkeynes@378 | 139 | if( sh4_breakpoints[i].address == pc &&
|
nkeynes@378 | 140 | sh4_breakpoints[i].type == type ) {
|
nkeynes@378 | 141 | while( ++i < sh4_breakpoint_count ) {
|
nkeynes@378 | 142 | sh4_breakpoints[i-1].address = sh4_breakpoints[i].address;
|
nkeynes@378 | 143 | sh4_breakpoints[i-1].type = sh4_breakpoints[i].type;
|
nkeynes@378 | 144 | }
|
nkeynes@378 | 145 | sh4_breakpoint_count--;
|
nkeynes@378 | 146 | return TRUE;
|
nkeynes@378 | 147 | }
|
nkeynes@378 | 148 | }
|
nkeynes@378 | 149 | return FALSE;
|
nkeynes@378 | 150 | }
|
nkeynes@378 | 151 |
|
nkeynes@378 | 152 | int sh4_get_breakpoint( uint32_t pc )
|
nkeynes@378 | 153 | {
|
nkeynes@378 | 154 | int i;
|
nkeynes@378 | 155 | for( i=0; i<sh4_breakpoint_count; i++ ) {
|
nkeynes@378 | 156 | if( sh4_breakpoints[i].address == pc )
|
nkeynes@378 | 157 | return sh4_breakpoints[i].type;
|
nkeynes@378 | 158 | }
|
nkeynes@378 | 159 | return 0;
|
nkeynes@378 | 160 | }
|
nkeynes@378 | 161 |
|
nkeynes@401 | 162 | void sh4_set_pc( int pc )
|
nkeynes@401 | 163 | {
|
nkeynes@401 | 164 | sh4r.pc = pc;
|
nkeynes@401 | 165 | sh4r.new_pc = pc+2;
|
nkeynes@401 | 166 | }
|
nkeynes@401 | 167 |
|
nkeynes@401 | 168 |
|
nkeynes@401 | 169 | /******************************* Support methods ***************************/
|
nkeynes@401 | 170 |
|
nkeynes@401 | 171 | static void sh4_switch_banks( )
|
nkeynes@401 | 172 | {
|
nkeynes@401 | 173 | uint32_t tmp[8];
|
nkeynes@401 | 174 |
|
nkeynes@401 | 175 | memcpy( tmp, sh4r.r, sizeof(uint32_t)*8 );
|
nkeynes@401 | 176 | memcpy( sh4r.r, sh4r.r_bank, sizeof(uint32_t)*8 );
|
nkeynes@401 | 177 | memcpy( sh4r.r_bank, tmp, sizeof(uint32_t)*8 );
|
nkeynes@401 | 178 | }
|
nkeynes@401 | 179 |
|
nkeynes@401 | 180 | void sh4_write_sr( uint32_t newval )
|
nkeynes@401 | 181 | {
|
nkeynes@401 | 182 | if( (newval ^ sh4r.sr) & SR_RB )
|
nkeynes@401 | 183 | sh4_switch_banks();
|
nkeynes@401 | 184 | sh4r.sr = newval;
|
nkeynes@401 | 185 | sh4r.t = (newval&SR_T) ? 1 : 0;
|
nkeynes@401 | 186 | sh4r.s = (newval&SR_S) ? 1 : 0;
|
nkeynes@401 | 187 | sh4r.m = (newval&SR_M) ? 1 : 0;
|
nkeynes@401 | 188 | sh4r.q = (newval&SR_Q) ? 1 : 0;
|
nkeynes@401 | 189 | intc_mask_changed();
|
nkeynes@401 | 190 | }
|
nkeynes@401 | 191 |
|
nkeynes@401 | 192 | uint32_t sh4_read_sr( void )
|
nkeynes@401 | 193 | {
|
nkeynes@401 | 194 | /* synchronize sh4r.sr with the various bitflags */
|
nkeynes@401 | 195 | sh4r.sr &= SR_MQSTMASK;
|
nkeynes@401 | 196 | if( sh4r.t ) sh4r.sr |= SR_T;
|
nkeynes@401 | 197 | if( sh4r.s ) sh4r.sr |= SR_S;
|
nkeynes@401 | 198 | if( sh4r.m ) sh4r.sr |= SR_M;
|
nkeynes@401 | 199 | if( sh4r.q ) sh4r.sr |= SR_Q;
|
nkeynes@401 | 200 | return sh4r.sr;
|
nkeynes@401 | 201 | }
|
nkeynes@401 | 202 |
|
nkeynes@401 | 203 |
|
nkeynes@401 | 204 |
|
nkeynes@401 | 205 | #define RAISE( x, v ) do{ \
|
nkeynes@401 | 206 | if( sh4r.vbr == 0 ) { \
|
nkeynes@401 | 207 | ERROR( "%08X: VBR not initialized while raising exception %03X, halting", sh4r.pc, x ); \
|
nkeynes@401 | 208 | dreamcast_stop(); return FALSE; \
|
nkeynes@401 | 209 | } else { \
|
nkeynes@401 | 210 | sh4r.spc = sh4r.pc; \
|
nkeynes@401 | 211 | sh4r.ssr = sh4_read_sr(); \
|
nkeynes@401 | 212 | sh4r.sgr = sh4r.r[15]; \
|
nkeynes@401 | 213 | MMIO_WRITE(MMU,EXPEVT,x); \
|
nkeynes@401 | 214 | sh4r.pc = sh4r.vbr + v; \
|
nkeynes@401 | 215 | sh4r.new_pc = sh4r.pc + 2; \
|
nkeynes@401 | 216 | sh4_write_sr( sh4r.ssr |SR_MD|SR_BL|SR_RB ); \
|
nkeynes@401 | 217 | if( sh4r.in_delay_slot ) { \
|
nkeynes@401 | 218 | sh4r.in_delay_slot = 0; \
|
nkeynes@401 | 219 | sh4r.spc -= 2; \
|
nkeynes@401 | 220 | } \
|
nkeynes@401 | 221 | } \
|
nkeynes@401 | 222 | return TRUE; } while(0)
|
nkeynes@401 | 223 |
|
nkeynes@401 | 224 | /**
|
nkeynes@401 | 225 | * Raise a general CPU exception for the specified exception code.
|
nkeynes@401 | 226 | * (NOT for TRAPA or TLB exceptions)
|
nkeynes@401 | 227 | */
|
nkeynes@401 | 228 | gboolean sh4_raise_exception( int code )
|
nkeynes@401 | 229 | {
|
nkeynes@401 | 230 | RAISE( code, EXV_EXCEPTION );
|
nkeynes@401 | 231 | }
|
nkeynes@401 | 232 |
|
nkeynes@401 | 233 | gboolean sh4_raise_trap( int trap )
|
nkeynes@401 | 234 | {
|
nkeynes@401 | 235 | MMIO_WRITE( MMU, TRA, trap<<2 );
|
nkeynes@401 | 236 | return sh4_raise_exception( EXC_TRAP );
|
nkeynes@401 | 237 | }
|
nkeynes@401 | 238 |
|
nkeynes@401 | 239 | gboolean sh4_raise_slot_exception( int normal_code, int slot_code ) {
|
nkeynes@401 | 240 | if( sh4r.in_delay_slot ) {
|
nkeynes@401 | 241 | return sh4_raise_exception(slot_code);
|
nkeynes@401 | 242 | } else {
|
nkeynes@401 | 243 | return sh4_raise_exception(normal_code);
|
nkeynes@401 | 244 | }
|
nkeynes@401 | 245 | }
|
nkeynes@401 | 246 |
|
nkeynes@401 | 247 | gboolean sh4_raise_tlb_exception( int code )
|
nkeynes@401 | 248 | {
|
nkeynes@401 | 249 | RAISE( code, EXV_TLBMISS );
|
nkeynes@401 | 250 | }
|
nkeynes@401 | 251 |
|
nkeynes@401 | 252 | void sh4_accept_interrupt( void )
|
nkeynes@401 | 253 | {
|
nkeynes@401 | 254 | uint32_t code = intc_accept_interrupt();
|
nkeynes@401 | 255 | sh4r.ssr = sh4_read_sr();
|
nkeynes@401 | 256 | sh4r.spc = sh4r.pc;
|
nkeynes@401 | 257 | sh4r.sgr = sh4r.r[15];
|
nkeynes@401 | 258 | sh4_write_sr( sh4r.ssr|SR_BL|SR_MD|SR_RB );
|
nkeynes@401 | 259 | MMIO_WRITE( MMU, INTEVT, code );
|
nkeynes@401 | 260 | sh4r.pc = sh4r.vbr + 0x600;
|
nkeynes@401 | 261 | sh4r.new_pc = sh4r.pc + 2;
|
nkeynes@401 | 262 | // WARN( "Accepting interrupt %03X, from %08X => %08X", code, sh4r.spc, sh4r.pc );
|
nkeynes@401 | 263 | }
|
nkeynes@401 | 264 |
|
nkeynes@401 | 265 | void signsat48( void )
|
nkeynes@401 | 266 | {
|
nkeynes@401 | 267 | if( ((int64_t)sh4r.mac) < (int64_t)0xFFFF800000000000LL )
|
nkeynes@401 | 268 | sh4r.mac = 0xFFFF800000000000LL;
|
nkeynes@401 | 269 | else if( ((int64_t)sh4r.mac) > (int64_t)0x00007FFFFFFFFFFFLL )
|
nkeynes@401 | 270 | sh4r.mac = 0x00007FFFFFFFFFFFLL;
|
nkeynes@401 | 271 | }
|
nkeynes@401 | 272 |
|
nkeynes@401 | 273 | void sh4_fsca( uint32_t anglei, float *fr )
|
nkeynes@401 | 274 | {
|
nkeynes@401 | 275 | float angle = (((float)(anglei&0xFFFF))/65536.0) * 2 * M_PI;
|
nkeynes@401 | 276 | *fr++ = cosf(angle);
|
nkeynes@401 | 277 | *fr = sinf(angle);
|
nkeynes@401 | 278 | }
|
nkeynes@401 | 279 |
|
nkeynes@401 | 280 | void sh4_sleep(void)
|
nkeynes@401 | 281 | {
|
nkeynes@401 | 282 | if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
|
nkeynes@401 | 283 | sh4r.sh4_state = SH4_STATE_STANDBY;
|
nkeynes@401 | 284 | } else {
|
nkeynes@401 | 285 | sh4r.sh4_state = SH4_STATE_SLEEP;
|
nkeynes@401 | 286 | }
|
nkeynes@401 | 287 | }
|
nkeynes@401 | 288 |
|
nkeynes@401 | 289 | /**
|
nkeynes@401 | 290 | * Compute the matrix tranform of fv given the matrix xf.
|
nkeynes@401 | 291 | * Both fv and xf are word-swapped as per the sh4r.fr banks
|
nkeynes@401 | 292 | */
|
nkeynes@401 | 293 | void sh4_ftrv( float *target, float *xf )
|
nkeynes@401 | 294 | {
|
nkeynes@401 | 295 | float fv[4] = { target[1], target[0], target[3], target[2] };
|
nkeynes@401 | 296 | target[1] = xf[1] * fv[0] + xf[5]*fv[1] +
|
nkeynes@401 | 297 | xf[9]*fv[2] + xf[13]*fv[3];
|
nkeynes@401 | 298 | target[0] = xf[0] * fv[0] + xf[4]*fv[1] +
|
nkeynes@401 | 299 | xf[8]*fv[2] + xf[12]*fv[3];
|
nkeynes@401 | 300 | target[3] = xf[3] * fv[0] + xf[7]*fv[1] +
|
nkeynes@401 | 301 | xf[11]*fv[2] + xf[15]*fv[3];
|
nkeynes@401 | 302 | target[2] = xf[2] * fv[0] + xf[6]*fv[1] +
|
nkeynes@401 | 303 | xf[10]*fv[2] + xf[14]*fv[3];
|
nkeynes@401 | 304 | }
|
nkeynes@401 | 305 |
|