Search
lxdream.org :: lxdream/src/sh4/sh4core.in
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/sh4core.in
changeset 401:f79327f39818
prev391:16afb90b5d47
next430:467519b050f4
author nkeynes
date Thu Sep 20 08:37:19 2007 +0000 (13 years ago)
permissions -rw-r--r--
last change Move support routines to sh4.c
file annotate diff log raw
nkeynes@359
     1
/**
nkeynes@401
     2
 * $Id: sh4core.in,v 1.8 2007-09-20 08:37:19 nkeynes Exp $
nkeynes@359
     3
 * 
nkeynes@359
     4
 * SH4 emulation core, and parent module for all the SH4 peripheral
nkeynes@359
     5
 * modules.
nkeynes@359
     6
 *
nkeynes@359
     7
 * Copyright (c) 2005 Nathan Keynes.
nkeynes@359
     8
 *
nkeynes@359
     9
 * This program is free software; you can redistribute it and/or modify
nkeynes@359
    10
 * it under the terms of the GNU General Public License as published by
nkeynes@359
    11
 * the Free Software Foundation; either version 2 of the License, or
nkeynes@359
    12
 * (at your option) any later version.
nkeynes@359
    13
 *
nkeynes@359
    14
 * This program is distributed in the hope that it will be useful,
nkeynes@359
    15
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
nkeynes@359
    16
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
nkeynes@359
    17
 * GNU General Public License for more details.
nkeynes@359
    18
 */
nkeynes@359
    19
nkeynes@359
    20
#define MODULE sh4_module
nkeynes@359
    21
#include <math.h>
nkeynes@359
    22
#include "dream.h"
nkeynes@359
    23
#include "sh4/sh4core.h"
nkeynes@359
    24
#include "sh4/sh4mmio.h"
nkeynes@359
    25
#include "sh4/intc.h"
nkeynes@359
    26
#include "mem.h"
nkeynes@359
    27
#include "clock.h"
nkeynes@359
    28
#include "syscall.h"
nkeynes@359
    29
nkeynes@359
    30
#define SH4_CALLTRACE 1
nkeynes@359
    31
nkeynes@359
    32
#define MAX_INT 0x7FFFFFFF
nkeynes@359
    33
#define MIN_INT 0x80000000
nkeynes@359
    34
#define MAX_INTF 2147483647.0
nkeynes@359
    35
#define MIN_INTF -2147483648.0
nkeynes@359
    36
nkeynes@359
    37
/********************** SH4 Module Definition ****************************/
nkeynes@359
    38
nkeynes@391
    39
uint16_t *sh4_icache = NULL;
nkeynes@391
    40
uint32_t sh4_icache_addr = 0;
nkeynes@359
    41
nkeynes@359
    42
uint32_t sh4_run_slice( uint32_t nanosecs ) 
nkeynes@359
    43
{
nkeynes@359
    44
    int i;
nkeynes@359
    45
    sh4r.slice_cycle = 0;
nkeynes@359
    46
nkeynes@359
    47
    if( sh4r.sh4_state != SH4_STATE_RUNNING ) {
nkeynes@359
    48
	if( sh4r.event_pending < nanosecs ) {
nkeynes@359
    49
	    sh4r.sh4_state = SH4_STATE_RUNNING;
nkeynes@359
    50
	    sh4r.slice_cycle = sh4r.event_pending;
nkeynes@359
    51
	}
nkeynes@359
    52
    }
nkeynes@359
    53
nkeynes@359
    54
    if( sh4_breakpoint_count == 0 ) {
nkeynes@359
    55
	for( ; sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    56
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    57
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    58
		    event_execute();
nkeynes@359
    59
		}
nkeynes@359
    60
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    61
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    62
		    sh4_accept_interrupt();
nkeynes@359
    63
		}
nkeynes@359
    64
	    }
nkeynes@359
    65
	    if( !sh4_execute_instruction() ) {
nkeynes@359
    66
		break;
nkeynes@359
    67
	    }
nkeynes@359
    68
	}
nkeynes@359
    69
    } else {
nkeynes@359
    70
	for( ;sh4r.slice_cycle < nanosecs; sh4r.slice_cycle += sh4_cpu_period ) {
nkeynes@359
    71
	    if( SH4_EVENT_PENDING() ) {
nkeynes@359
    72
		if( sh4r.event_types & PENDING_EVENT ) {
nkeynes@359
    73
		    event_execute();
nkeynes@359
    74
		}
nkeynes@359
    75
		/* Eventq execute may (quite likely) deliver an immediate IRQ */
nkeynes@359
    76
		if( sh4r.event_types & PENDING_IRQ ) {
nkeynes@359
    77
		    sh4_accept_interrupt();
nkeynes@359
    78
		}
nkeynes@359
    79
	    }
nkeynes@359
    80
                 
nkeynes@359
    81
	    if( !sh4_execute_instruction() )
nkeynes@359
    82
		break;
nkeynes@359
    83
#ifdef ENABLE_DEBUG_MODE
nkeynes@359
    84
	    for( i=0; i<sh4_breakpoint_count; i++ ) {
nkeynes@359
    85
		if( sh4_breakpoints[i].address == sh4r.pc ) {
nkeynes@359
    86
		    break;
nkeynes@359
    87
		}
nkeynes@359
    88
	    }
nkeynes@359
    89
	    if( i != sh4_breakpoint_count ) {
nkeynes@359
    90
		dreamcast_stop();
nkeynes@359
    91
		if( sh4_breakpoints[i].type == BREAK_ONESHOT )
nkeynes@359
    92
		    sh4_clear_breakpoint( sh4r.pc, BREAK_ONESHOT );
nkeynes@359
    93
		break;
nkeynes@359
    94
	    }
nkeynes@359
    95
#endif	
nkeynes@359
    96
	}
nkeynes@359
    97
    }
nkeynes@359
    98
nkeynes@359
    99
    /* If we aborted early, but the cpu is still technically running,
nkeynes@359
   100
     * we're doing a hard abort - cut the timeslice back to what we
nkeynes@359
   101
     * actually executed
nkeynes@359
   102
     */
nkeynes@359
   103
    if( sh4r.slice_cycle != nanosecs && sh4r.sh4_state == SH4_STATE_RUNNING ) {
nkeynes@359
   104
	nanosecs = sh4r.slice_cycle;
nkeynes@359
   105
    }
nkeynes@359
   106
    if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
nkeynes@359
   107
	TMU_run_slice( nanosecs );
nkeynes@359
   108
	SCIF_run_slice( nanosecs );
nkeynes@359
   109
    }
nkeynes@359
   110
    return nanosecs;
nkeynes@359
   111
}
nkeynes@359
   112
nkeynes@359
   113
/********************** SH4 emulation core  ****************************/
nkeynes@359
   114
nkeynes@359
   115
#define UNDEF(ir) return sh4_raise_slot_exception(EXC_ILLEGAL, EXC_SLOT_ILLEGAL)
nkeynes@359
   116
#define UNIMP(ir) do{ ERROR( "Halted on unimplemented instruction at %08x, opcode = %04x", sh4r.pc, ir ); dreamcast_stop(); return FALSE; }while(0)
nkeynes@359
   117
nkeynes@359
   118
#if(SH4_CALLTRACE == 1)
nkeynes@359
   119
#define MAX_CALLSTACK 32
nkeynes@359
   120
static struct call_stack {
nkeynes@359
   121
    sh4addr_t call_addr;
nkeynes@359
   122
    sh4addr_t target_addr;
nkeynes@359
   123
    sh4addr_t stack_pointer;
nkeynes@359
   124
} call_stack[MAX_CALLSTACK];
nkeynes@359
   125
nkeynes@359
   126
static int call_stack_depth = 0;
nkeynes@359
   127
int sh4_call_trace_on = 0;
nkeynes@359
   128
nkeynes@359
   129
static inline trace_call( sh4addr_t source, sh4addr_t dest ) 
nkeynes@359
   130
{
nkeynes@359
   131
    if( call_stack_depth < MAX_CALLSTACK ) {
nkeynes@359
   132
	call_stack[call_stack_depth].call_addr = source;
nkeynes@359
   133
	call_stack[call_stack_depth].target_addr = dest;
nkeynes@359
   134
	call_stack[call_stack_depth].stack_pointer = sh4r.r[15];
nkeynes@359
   135
    }
nkeynes@359
   136
    call_stack_depth++;
nkeynes@359
   137
}
nkeynes@359
   138
nkeynes@359
   139
static inline trace_return( sh4addr_t source, sh4addr_t dest )
nkeynes@359
   140
{
nkeynes@359
   141
    if( call_stack_depth > 0 ) {
nkeynes@359
   142
	call_stack_depth--;
nkeynes@359
   143
    }
nkeynes@359
   144
}
nkeynes@359
   145
nkeynes@359
   146
void fprint_stack_trace( FILE *f )
nkeynes@359
   147
{
nkeynes@359
   148
    int i = call_stack_depth -1;
nkeynes@359
   149
    if( i >= MAX_CALLSTACK )
nkeynes@359
   150
	i = MAX_CALLSTACK - 1;
nkeynes@359
   151
    for( ; i >= 0; i-- ) {
nkeynes@359
   152
	fprintf( f, "%d. Call from %08X => %08X, SP=%08X\n", 
nkeynes@359
   153
		 (call_stack_depth - i), call_stack[i].call_addr,
nkeynes@359
   154
		 call_stack[i].target_addr, call_stack[i].stack_pointer );
nkeynes@359
   155
    }
nkeynes@359
   156
}
nkeynes@359
   157
nkeynes@359
   158
#define TRACE_CALL( source, dest ) trace_call(source, dest)
nkeynes@359
   159
#define TRACE_RETURN( source, dest ) trace_return(source, dest)
nkeynes@359
   160
#else
nkeynes@359
   161
#define TRACE_CALL( dest, rts ) 
nkeynes@359
   162
#define TRACE_RETURN( source, dest )
nkeynes@359
   163
#endif
nkeynes@359
   164
nkeynes@359
   165
#define MEM_READ_BYTE( addr ) sh4_read_byte(addr)
nkeynes@359
   166
#define MEM_READ_WORD( addr ) sh4_read_word(addr)
nkeynes@359
   167
#define MEM_READ_LONG( addr ) sh4_read_long(addr)
nkeynes@359
   168
#define MEM_WRITE_BYTE( addr, val ) sh4_write_byte(addr, val)
nkeynes@359
   169
#define MEM_WRITE_WORD( addr, val ) sh4_write_word(addr, val)
nkeynes@359
   170
#define MEM_WRITE_LONG( addr, val ) sh4_write_long(addr, val)
nkeynes@359
   171
nkeynes@359
   172
#define FP_WIDTH (IS_FPU_DOUBLESIZE() ? 8 : 4)
nkeynes@359
   173
nkeynes@359
   174
#define MEM_FP_READ( addr, reg ) sh4_read_float( addr, reg );
nkeynes@359
   175
#define MEM_FP_WRITE( addr, reg ) sh4_write_float( addr, reg );
nkeynes@359
   176
nkeynes@359
   177
#define CHECKPRIV() if( !IS_SH4_PRIVMODE() ) return sh4_raise_slot_exception( EXC_ILLEGAL, EXC_SLOT_ILLEGAL )
nkeynes@367
   178
#define CHECKRALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   179
#define CHECKRALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_READ )
nkeynes@367
   180
#define CHECKWALIGN16(addr) if( (addr)&0x01 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@367
   181
#define CHECKWALIGN32(addr) if( (addr)&0x03 ) return sh4_raise_exception( EXC_DATA_ADDR_WRITE )
nkeynes@359
   182
nkeynes@367
   183
#define CHECKFPUEN() if( !IS_FPU_ENABLED() ) { if( ir == 0xFFFD ) { UNDEF(ir); } else { return sh4_raise_slot_exception( EXC_FPU_DISABLED, EXC_SLOT_FPU_DISABLED ); } }
nkeynes@359
   184
#define CHECKDEST(p) if( (p) == 0 ) { ERROR( "%08X: Branch/jump to NULL, CPU halted", sh4r.pc ); dreamcast_stop(); return FALSE; }
nkeynes@359
   185
#define CHECKSLOTILLEGAL() if(sh4r.in_delay_slot) return sh4_raise_exception(EXC_SLOT_ILLEGAL)
nkeynes@359
   186
nkeynes@359
   187
static void sh4_write_float( uint32_t addr, int reg )
nkeynes@359
   188
{
nkeynes@359
   189
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   190
	if( reg & 1 ) {
nkeynes@359
   191
	    sh4_write_long( addr, *((uint32_t *)&XF((reg)&0x0E)) );
nkeynes@359
   192
	    sh4_write_long( addr+4, *((uint32_t *)&XF(reg)) );
nkeynes@359
   193
	} else {
nkeynes@359
   194
	    sh4_write_long( addr, *((uint32_t *)&FR(reg)) ); 
nkeynes@359
   195
	    sh4_write_long( addr+4, *((uint32_t *)&FR((reg)|0x01)) );
nkeynes@359
   196
	}
nkeynes@359
   197
    } else {
nkeynes@359
   198
	sh4_write_long( addr, *((uint32_t *)&FR((reg))) );
nkeynes@359
   199
    }
nkeynes@359
   200
}
nkeynes@359
   201
nkeynes@359
   202
static void sh4_read_float( uint32_t addr, int reg )
nkeynes@359
   203
{
nkeynes@359
   204
    if( IS_FPU_DOUBLESIZE() ) {
nkeynes@359
   205
	if( reg & 1 ) {
nkeynes@359
   206
	    *((uint32_t *)&XF((reg) & 0x0E)) = sh4_read_long(addr);
nkeynes@359
   207
	    *((uint32_t *)&XF(reg)) = sh4_read_long(addr+4);
nkeynes@359
   208
	} else {
nkeynes@359
   209
	    *((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   210
	    *((uint32_t *)&FR((reg) | 0x01)) = sh4_read_long(addr+4);
nkeynes@359
   211
	}
nkeynes@359
   212
    } else {
nkeynes@359
   213
	*((uint32_t *)&FR(reg)) = sh4_read_long(addr);
nkeynes@359
   214
    }
nkeynes@359
   215
}
nkeynes@359
   216
nkeynes@359
   217
gboolean sh4_execute_instruction( void )
nkeynes@359
   218
{
nkeynes@359
   219
    uint32_t pc;
nkeynes@359
   220
    unsigned short ir;
nkeynes@359
   221
    uint32_t tmp;
nkeynes@359
   222
    float ftmp;
nkeynes@359
   223
    double dtmp;
nkeynes@359
   224
    
nkeynes@359
   225
#define R0 sh4r.r[0]
nkeynes@359
   226
    pc = sh4r.pc;
nkeynes@359
   227
    if( pc > 0xFFFFFF00 ) {
nkeynes@359
   228
	/* SYSCALL Magic */
nkeynes@359
   229
	syscall_invoke( pc );
nkeynes@359
   230
	sh4r.in_delay_slot = 0;
nkeynes@359
   231
	pc = sh4r.pc = sh4r.pr;
nkeynes@359
   232
	sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   233
    }
nkeynes@359
   234
    CHECKRALIGN16(pc);
nkeynes@359
   235
nkeynes@359
   236
    /* Read instruction */
nkeynes@359
   237
    uint32_t pageaddr = pc >> 12;
nkeynes@359
   238
    if( sh4_icache != NULL && pageaddr == sh4_icache_addr ) {
nkeynes@359
   239
	ir = sh4_icache[(pc&0xFFF)>>1];
nkeynes@359
   240
    } else {
nkeynes@359
   241
	sh4_icache = (uint16_t *)mem_get_page(pc);
nkeynes@359
   242
	if( ((uint32_t)sh4_icache) < MAX_IO_REGIONS ) {
nkeynes@359
   243
	    /* If someone's actually been so daft as to try to execute out of an IO
nkeynes@359
   244
	     * region, fallback on the full-blown memory read
nkeynes@359
   245
	     */
nkeynes@359
   246
	    sh4_icache = NULL;
nkeynes@359
   247
	    ir = MEM_READ_WORD(pc);
nkeynes@359
   248
	} else {
nkeynes@359
   249
	    sh4_icache_addr = pageaddr;
nkeynes@359
   250
	    ir = sh4_icache[(pc&0xFFF)>>1];
nkeynes@359
   251
	}
nkeynes@359
   252
    }
nkeynes@359
   253
%%
nkeynes@359
   254
AND Rm, Rn {: sh4r.r[Rn] &= sh4r.r[Rm]; :}
nkeynes@359
   255
AND #imm, R0 {: R0 &= imm; :}
nkeynes@359
   256
AND.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm & MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   257
NOT Rm, Rn {: sh4r.r[Rn] = ~sh4r.r[Rm]; :}
nkeynes@359
   258
OR Rm, Rn {: sh4r.r[Rn] |= sh4r.r[Rm]; :}
nkeynes@359
   259
OR #imm, R0  {: R0 |= imm; :}
nkeynes@359
   260
OR.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm | MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   261
TAS.B @Rn {:
nkeynes@359
   262
    tmp = MEM_READ_BYTE( sh4r.r[Rn] );
nkeynes@359
   263
    sh4r.t = ( tmp == 0 ? 1 : 0 );
nkeynes@359
   264
    MEM_WRITE_BYTE( sh4r.r[Rn], tmp | 0x80 );
nkeynes@359
   265
:}
nkeynes@359
   266
TST Rm, Rn {: sh4r.t = (sh4r.r[Rn]&sh4r.r[Rm] ? 0 : 1); :}
nkeynes@359
   267
TST #imm, R0 {: sh4r.t = (R0 & imm ? 0 : 1); :}
nkeynes@359
   268
TST.B #imm, @(R0, GBR) {: sh4r.t = ( MEM_READ_BYTE(R0 + sh4r.gbr) & imm ? 0 : 1 ); :}
nkeynes@359
   269
XOR Rm, Rn {: sh4r.r[Rn] ^= sh4r.r[Rm]; :}
nkeynes@359
   270
XOR #imm, R0 {: R0 ^= imm; :}
nkeynes@359
   271
XOR.B #imm, @(R0, GBR) {: MEM_WRITE_BYTE( R0 + sh4r.gbr, imm ^ MEM_READ_BYTE(R0 + sh4r.gbr) ); :}
nkeynes@359
   272
XTRCT Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rn]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   273
nkeynes@359
   274
ROTL Rn {:
nkeynes@359
   275
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   276
    sh4r.r[Rn] <<= 1;
nkeynes@359
   277
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   278
:}
nkeynes@359
   279
ROTR Rn {:
nkeynes@359
   280
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   281
    sh4r.r[Rn] >>= 1;
nkeynes@359
   282
    sh4r.r[Rn] |= (sh4r.t << 31);
nkeynes@359
   283
:}
nkeynes@359
   284
ROTCL Rn {:
nkeynes@359
   285
    tmp = sh4r.r[Rn] >> 31;
nkeynes@359
   286
    sh4r.r[Rn] <<= 1;
nkeynes@359
   287
    sh4r.r[Rn] |= sh4r.t;
nkeynes@359
   288
    sh4r.t = tmp;
nkeynes@359
   289
:}
nkeynes@359
   290
ROTCR Rn {:
nkeynes@359
   291
    tmp = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   292
    sh4r.r[Rn] >>= 1;
nkeynes@359
   293
    sh4r.r[Rn] |= (sh4r.t << 31 );
nkeynes@359
   294
    sh4r.t = tmp;
nkeynes@359
   295
:}
nkeynes@359
   296
SHAD Rm, Rn {:
nkeynes@359
   297
    tmp = sh4r.r[Rm];
nkeynes@359
   298
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   299
    else if( (tmp & 0x1F) == 0 )  
nkeynes@359
   300
        sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 31;
nkeynes@359
   301
    else 
nkeynes@359
   302
	sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> (((~sh4r.r[Rm]) & 0x1F)+1);
nkeynes@359
   303
:}
nkeynes@359
   304
SHLD Rm, Rn {:
nkeynes@359
   305
    tmp = sh4r.r[Rm];
nkeynes@359
   306
    if( (tmp & 0x80000000) == 0 ) sh4r.r[Rn] <<= (tmp&0x1f);
nkeynes@359
   307
    else if( (tmp & 0x1F) == 0 ) sh4r.r[Rn] = 0;
nkeynes@359
   308
    else sh4r.r[Rn] >>= (((~tmp) & 0x1F)+1);
nkeynes@359
   309
:}
nkeynes@359
   310
SHAL Rn {:
nkeynes@359
   311
    sh4r.t = sh4r.r[Rn] >> 31;
nkeynes@359
   312
    sh4r.r[Rn] <<= 1;
nkeynes@359
   313
:}
nkeynes@359
   314
SHAR Rn {:
nkeynes@359
   315
    sh4r.t = sh4r.r[Rn] & 0x00000001;
nkeynes@359
   316
    sh4r.r[Rn] = ((int32_t)sh4r.r[Rn]) >> 1;
nkeynes@359
   317
:}
nkeynes@359
   318
SHLL Rn {: sh4r.t = sh4r.r[Rn] >> 31; sh4r.r[Rn] <<= 1; :}
nkeynes@359
   319
SHLR Rn {: sh4r.t = sh4r.r[Rn] & 0x00000001; sh4r.r[Rn] >>= 1; :}
nkeynes@359
   320
SHLL2 Rn {: sh4r.r[Rn] <<= 2; :}
nkeynes@359
   321
SHLR2 Rn {: sh4r.r[Rn] >>= 2; :}
nkeynes@359
   322
SHLL8 Rn {: sh4r.r[Rn] <<= 8; :}
nkeynes@359
   323
SHLR8 Rn {: sh4r.r[Rn] >>= 8; :}
nkeynes@359
   324
SHLL16 Rn {: sh4r.r[Rn] <<= 16; :}
nkeynes@359
   325
SHLR16 Rn {: sh4r.r[Rn] >>= 16; :}
nkeynes@359
   326
nkeynes@359
   327
EXTU.B Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x000000FF; :}
nkeynes@359
   328
EXTU.W Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]&0x0000FFFF; :}
nkeynes@359
   329
EXTS.B Rm, Rn {: sh4r.r[Rn] = SIGNEXT8( sh4r.r[Rm]&0x000000FF ); :}
nkeynes@359
   330
EXTS.W Rm, Rn {: sh4r.r[Rn] = SIGNEXT16( sh4r.r[Rm]&0x0000FFFF ); :}
nkeynes@359
   331
SWAP.B Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]&0xFFFF0000) | ((sh4r.r[Rm]&0x0000FF00)>>8) | ((sh4r.r[Rm]&0x000000FF)<<8); :}
nkeynes@359
   332
SWAP.W Rm, Rn {: sh4r.r[Rn] = (sh4r.r[Rm]>>16) | (sh4r.r[Rm]<<16); :}
nkeynes@359
   333
nkeynes@359
   334
CLRT {: sh4r.t = 0; :}
nkeynes@359
   335
SETT {: sh4r.t = 1; :}
nkeynes@359
   336
CLRMAC {: sh4r.mac = 0; :}
nkeynes@359
   337
LDTLB {: /* TODO */ :}
nkeynes@359
   338
CLRS {: sh4r.s = 0; :}
nkeynes@359
   339
SETS {: sh4r.s = 1; :}
nkeynes@359
   340
MOVT Rn {: sh4r.r[Rn] = sh4r.t; :}
nkeynes@359
   341
NOP {: /* NOP */ :}
nkeynes@359
   342
nkeynes@359
   343
PREF @Rn {:
nkeynes@359
   344
     tmp = sh4r.r[Rn];
nkeynes@359
   345
     if( (tmp & 0xFC000000) == 0xE0000000 ) {
nkeynes@369
   346
	 sh4_flush_store_queue(tmp);
nkeynes@359
   347
     }
nkeynes@359
   348
:}
nkeynes@359
   349
OCBI @Rn {: :}
nkeynes@359
   350
OCBP @Rn {: :}
nkeynes@359
   351
OCBWB @Rn {: :}
nkeynes@359
   352
MOVCA.L R0, @Rn {:
nkeynes@359
   353
    tmp = sh4r.r[Rn];
nkeynes@359
   354
    CHECKWALIGN32(tmp);
nkeynes@359
   355
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   356
:}
nkeynes@359
   357
MOV.B Rm, @(R0, Rn) {: MEM_WRITE_BYTE( R0 + sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   358
MOV.W Rm, @(R0, Rn) {: 
nkeynes@359
   359
    CHECKWALIGN16( R0 + sh4r.r[Rn] );
nkeynes@359
   360
    MEM_WRITE_WORD( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   361
:}
nkeynes@359
   362
MOV.L Rm, @(R0, Rn) {:
nkeynes@359
   363
    CHECKWALIGN32( R0 + sh4r.r[Rn] );
nkeynes@359
   364
    MEM_WRITE_LONG( R0 + sh4r.r[Rn], sh4r.r[Rm] );
nkeynes@359
   365
:}
nkeynes@359
   366
MOV.B @(R0, Rm), Rn {: sh4r.r[Rn] = MEM_READ_BYTE( R0 + sh4r.r[Rm] ); :}
nkeynes@359
   367
MOV.W @(R0, Rm), Rn {: CHECKRALIGN16( R0 + sh4r.r[Rm] );
nkeynes@359
   368
                    sh4r.r[Rn] = MEM_READ_WORD( R0 + sh4r.r[Rm] );
nkeynes@359
   369
:}
nkeynes@359
   370
MOV.L @(R0, Rm), Rn {: CHECKRALIGN32( R0 + sh4r.r[Rm] );
nkeynes@359
   371
                    sh4r.r[Rn] = MEM_READ_LONG( R0 + sh4r.r[Rm] );
nkeynes@359
   372
:}
nkeynes@359
   373
MOV.L Rm, @(disp, Rn) {:
nkeynes@359
   374
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   375
    CHECKWALIGN32( tmp );
nkeynes@359
   376
    MEM_WRITE_LONG( tmp, sh4r.r[Rm] );
nkeynes@359
   377
:}
nkeynes@359
   378
MOV.B Rm, @Rn {: MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   379
MOV.W Rm, @Rn {: CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   380
MOV.L Rm, @Rn {: CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   381
MOV.B Rm, @-Rn {: sh4r.r[Rn] --; MEM_WRITE_BYTE( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   382
MOV.W Rm, @-Rn {: sh4r.r[Rn] -= 2; CHECKWALIGN16( sh4r.r[Rn] ); MEM_WRITE_WORD( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   383
MOV.L Rm, @-Rn {: sh4r.r[Rn] -= 4; CHECKWALIGN32( sh4r.r[Rn] ); MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r[Rm] ); :}
nkeynes@359
   384
MOV.L @(disp, Rm), Rn {:
nkeynes@359
   385
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   386
    CHECKRALIGN32( tmp );
nkeynes@359
   387
    sh4r.r[Rn] = MEM_READ_LONG( tmp );
nkeynes@359
   388
:}
nkeynes@359
   389
MOV.B @Rm, Rn {: sh4r.r[Rn] = MEM_READ_BYTE( sh4r.r[Rm] ); :}
nkeynes@359
   390
MOV.W @Rm, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_WORD( sh4r.r[Rm] ); :}
nkeynes@359
   391
MOV.L @Rm, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_LONG( sh4r.r[Rm] ); :}
nkeynes@359
   392
MOV Rm, Rn {: sh4r.r[Rn] = sh4r.r[Rm]; :}
nkeynes@359
   393
MOV.B @Rm+, Rn {: sh4r.r[Rn] = MEM_READ_BYTE( sh4r.r[Rm] ); sh4r.r[Rm] ++; :}
nkeynes@359
   394
MOV.W @Rm+, Rn {: CHECKRALIGN16( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_WORD( sh4r.r[Rm] ); sh4r.r[Rm] += 2; :}
nkeynes@359
   395
MOV.L @Rm+, Rn {: CHECKRALIGN32( sh4r.r[Rm] ); sh4r.r[Rn] = MEM_READ_LONG( sh4r.r[Rm] ); sh4r.r[Rm] += 4; :}
nkeynes@359
   396
MOV.L @(disp, PC), Rn {:
nkeynes@359
   397
    CHECKSLOTILLEGAL();
nkeynes@359
   398
    tmp = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359
   399
    sh4r.r[Rn] = MEM_READ_LONG( tmp );
nkeynes@359
   400
:}
nkeynes@359
   401
MOV.B R0, @(disp, GBR) {: MEM_WRITE_BYTE( sh4r.gbr + disp, R0 ); :}
nkeynes@359
   402
MOV.W R0, @(disp, GBR) {:
nkeynes@359
   403
    tmp = sh4r.gbr + disp;
nkeynes@359
   404
    CHECKWALIGN16( tmp );
nkeynes@359
   405
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   406
:}
nkeynes@359
   407
MOV.L R0, @(disp, GBR) {:
nkeynes@359
   408
    tmp = sh4r.gbr + disp;
nkeynes@359
   409
    CHECKWALIGN32( tmp );
nkeynes@359
   410
    MEM_WRITE_LONG( tmp, R0 );
nkeynes@359
   411
:}
nkeynes@359
   412
MOV.B @(disp, GBR), R0 {: R0 = MEM_READ_BYTE( sh4r.gbr + disp ); :}
nkeynes@359
   413
MOV.W @(disp, GBR), R0 {: 
nkeynes@359
   414
    tmp = sh4r.gbr + disp;
nkeynes@359
   415
    CHECKRALIGN16( tmp );
nkeynes@359
   416
    R0 = MEM_READ_WORD( tmp );
nkeynes@359
   417
:}
nkeynes@359
   418
MOV.L @(disp, GBR), R0 {:
nkeynes@359
   419
    tmp = sh4r.gbr + disp;
nkeynes@359
   420
    CHECKRALIGN32( tmp );
nkeynes@359
   421
    R0 = MEM_READ_LONG( tmp );
nkeynes@359
   422
:}
nkeynes@359
   423
MOV.B R0, @(disp, Rn) {: MEM_WRITE_BYTE( sh4r.r[Rn] + disp, R0 ); :}
nkeynes@359
   424
MOV.W R0, @(disp, Rn) {: 
nkeynes@359
   425
    tmp = sh4r.r[Rn] + disp;
nkeynes@359
   426
    CHECKWALIGN16( tmp );
nkeynes@359
   427
    MEM_WRITE_WORD( tmp, R0 );
nkeynes@359
   428
:}
nkeynes@359
   429
MOV.B @(disp, Rm), R0 {: R0 = MEM_READ_BYTE( sh4r.r[Rm] + disp ); :}
nkeynes@359
   430
MOV.W @(disp, Rm), R0 {: 
nkeynes@359
   431
    tmp = sh4r.r[Rm] + disp;
nkeynes@359
   432
    CHECKRALIGN16( tmp );
nkeynes@359
   433
    R0 = MEM_READ_WORD( tmp );
nkeynes@359
   434
:}
nkeynes@359
   435
MOV.W @(disp, PC), Rn {:
nkeynes@359
   436
    CHECKSLOTILLEGAL();
nkeynes@359
   437
    tmp = pc + 4 + disp;
nkeynes@359
   438
    sh4r.r[Rn] = MEM_READ_WORD( tmp );
nkeynes@359
   439
:}
nkeynes@359
   440
MOVA @(disp, PC), R0 {:
nkeynes@359
   441
    CHECKSLOTILLEGAL();
nkeynes@359
   442
    R0 = (pc&0xFFFFFFFC) + disp + 4;
nkeynes@359
   443
:}
nkeynes@359
   444
MOV #imm, Rn {:  sh4r.r[Rn] = imm; :}
nkeynes@359
   445
nkeynes@359
   446
CMP/EQ #imm, R0 {: sh4r.t = ( R0 == imm ? 1 : 0 ); :}
nkeynes@359
   447
CMP/EQ Rm, Rn {: sh4r.t = ( sh4r.r[Rm] == sh4r.r[Rn] ? 1 : 0 ); :}
nkeynes@359
   448
CMP/GE Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   449
CMP/GT Rm, Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > ((int32_t)sh4r.r[Rm]) ? 1 : 0 ); :}
nkeynes@359
   450
CMP/HI Rm, Rn {: sh4r.t = ( sh4r.r[Rn] > sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   451
CMP/HS Rm, Rn {: sh4r.t = ( sh4r.r[Rn] >= sh4r.r[Rm] ? 1 : 0 ); :}
nkeynes@359
   452
CMP/PL Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) > 0 ? 1 : 0 ); :}
nkeynes@359
   453
CMP/PZ Rn {: sh4r.t = ( ((int32_t)sh4r.r[Rn]) >= 0 ? 1 : 0 ); :}
nkeynes@359
   454
CMP/STR Rm, Rn {: 
nkeynes@359
   455
    /* set T = 1 if any byte in RM & RN is the same */
nkeynes@359
   456
    tmp = sh4r.r[Rm] ^ sh4r.r[Rn];
nkeynes@359
   457
    sh4r.t = ((tmp&0x000000FF)==0 || (tmp&0x0000FF00)==0 ||
nkeynes@359
   458
             (tmp&0x00FF0000)==0 || (tmp&0xFF000000)==0)?1:0;
nkeynes@359
   459
:}
nkeynes@359
   460
nkeynes@359
   461
ADD Rm, Rn {: sh4r.r[Rn] += sh4r.r[Rm]; :}
nkeynes@359
   462
ADD #imm, Rn {: sh4r.r[Rn] += imm; :}
nkeynes@359
   463
ADDC Rm, Rn {:
nkeynes@359
   464
    tmp = sh4r.r[Rn];
nkeynes@359
   465
    sh4r.r[Rn] += sh4r.r[Rm] + sh4r.t;
nkeynes@359
   466
    sh4r.t = ( sh4r.r[Rn] < tmp || (sh4r.r[Rn] == tmp && sh4r.t != 0) ? 1 : 0 );
nkeynes@359
   467
:}
nkeynes@359
   468
ADDV Rm, Rn {:
nkeynes@359
   469
    tmp = sh4r.r[Rn] + sh4r.r[Rm];
nkeynes@359
   470
    sh4r.t = ( (sh4r.r[Rn]>>31) == (sh4r.r[Rm]>>31) && ((sh4r.r[Rn]>>31) != (tmp>>31)) );
nkeynes@359
   471
    sh4r.r[Rn] = tmp;
nkeynes@359
   472
:}
nkeynes@359
   473
DIV0U {: sh4r.m = sh4r.q = sh4r.t = 0; :}
nkeynes@359
   474
DIV0S Rm, Rn {: 
nkeynes@359
   475
    sh4r.q = sh4r.r[Rn]>>31;
nkeynes@359
   476
    sh4r.m = sh4r.r[Rm]>>31;
nkeynes@359
   477
    sh4r.t = sh4r.q ^ sh4r.m;
nkeynes@359
   478
:}
nkeynes@359
   479
DIV1 Rm, Rn {:
nkeynes@384
   480
    /* This is derived from the sh4 manual with some simplifications */
nkeynes@359
   481
    uint32_t tmp0, tmp1, tmp2, dir;
nkeynes@359
   482
nkeynes@359
   483
    dir = sh4r.q ^ sh4r.m;
nkeynes@359
   484
    sh4r.q = (sh4r.r[Rn] >> 31);
nkeynes@359
   485
    tmp2 = sh4r.r[Rm];
nkeynes@359
   486
    sh4r.r[Rn] = (sh4r.r[Rn] << 1) | sh4r.t;
nkeynes@359
   487
    tmp0 = sh4r.r[Rn];
nkeynes@359
   488
    if( dir ) {
nkeynes@359
   489
         sh4r.r[Rn] += tmp2;
nkeynes@359
   490
         tmp1 = (sh4r.r[Rn]<tmp0 ? 1 : 0 );
nkeynes@359
   491
    } else {
nkeynes@359
   492
         sh4r.r[Rn] -= tmp2;
nkeynes@359
   493
         tmp1 = (sh4r.r[Rn]>tmp0 ? 1 : 0 );
nkeynes@359
   494
    }
nkeynes@359
   495
    sh4r.q ^= sh4r.m ^ tmp1;
nkeynes@359
   496
    sh4r.t = ( sh4r.q == sh4r.m ? 1 : 0 );
nkeynes@359
   497
:}
nkeynes@359
   498
DMULS.L Rm, Rn {: sh4r.mac = SIGNEXT32(sh4r.r[Rm]) * SIGNEXT32(sh4r.r[Rn]); :}
nkeynes@359
   499
DMULU.L Rm, Rn {: sh4r.mac = ((uint64_t)sh4r.r[Rm]) * ((uint64_t)sh4r.r[Rn]); :}
nkeynes@359
   500
DT Rn {:
nkeynes@359
   501
    sh4r.r[Rn] --;
nkeynes@359
   502
    sh4r.t = ( sh4r.r[Rn] == 0 ? 1 : 0 );
nkeynes@359
   503
:}
nkeynes@359
   504
MAC.W @Rm+, @Rn+ {:
nkeynes@359
   505
    CHECKRALIGN16( sh4r.r[Rn] );
nkeynes@359
   506
    CHECKRALIGN16( sh4r.r[Rm] );
nkeynes@359
   507
    int32_t stmp = SIGNEXT16(MEM_READ_WORD(sh4r.r[Rn]));
nkeynes@359
   508
    sh4r.r[Rn] += 2;
nkeynes@359
   509
    stmp = stmp * SIGNEXT16(MEM_READ_WORD(sh4r.r[Rm]));
nkeynes@359
   510
    sh4r.r[Rm] += 2;
nkeynes@359
   511
    if( sh4r.s ) {
nkeynes@359
   512
	int64_t tmpl = (int64_t)((int32_t)sh4r.mac) + (int64_t)stmp;
nkeynes@359
   513
	if( tmpl > (int64_t)0x000000007FFFFFFFLL ) {
nkeynes@359
   514
	    sh4r.mac = 0x000000017FFFFFFFLL;
nkeynes@359
   515
	} else if( tmpl < (int64_t)0xFFFFFFFF80000000LL ) {
nkeynes@359
   516
	    sh4r.mac = 0x0000000180000000LL;
nkeynes@359
   517
	} else {
nkeynes@359
   518
	    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   519
		((uint32_t)(sh4r.mac + stmp));
nkeynes@359
   520
	}
nkeynes@359
   521
    } else {
nkeynes@359
   522
	sh4r.mac += SIGNEXT32(stmp);
nkeynes@359
   523
    }
nkeynes@359
   524
:}
nkeynes@359
   525
MAC.L @Rm+, @Rn+ {:
nkeynes@359
   526
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   527
    CHECKRALIGN32( sh4r.r[Rn] );
nkeynes@359
   528
    int64_t tmpl = SIGNEXT32(MEM_READ_LONG(sh4r.r[Rn]));
nkeynes@359
   529
    sh4r.r[Rn] += 4;
nkeynes@359
   530
    tmpl = tmpl * SIGNEXT32(MEM_READ_LONG(sh4r.r[Rm])) + sh4r.mac;
nkeynes@359
   531
    sh4r.r[Rm] += 4;
nkeynes@359
   532
    if( sh4r.s ) {
nkeynes@359
   533
        /* 48-bit Saturation. Yuch */
nkeynes@359
   534
        if( tmpl < (int64_t)0xFFFF800000000000LL )
nkeynes@359
   535
            tmpl = 0xFFFF800000000000LL;
nkeynes@359
   536
        else if( tmpl > (int64_t)0x00007FFFFFFFFFFFLL )
nkeynes@359
   537
            tmpl = 0x00007FFFFFFFFFFFLL;
nkeynes@359
   538
    }
nkeynes@359
   539
    sh4r.mac = tmpl;
nkeynes@359
   540
:}
nkeynes@359
   541
MUL.L Rm, Rn {: sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   542
                        (sh4r.r[Rm] * sh4r.r[Rn]); :}
nkeynes@359
   543
MULU.W Rm, Rn {:
nkeynes@359
   544
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   545
               (uint32_t)((sh4r.r[Rm]&0xFFFF) * (sh4r.r[Rn]&0xFFFF));
nkeynes@359
   546
:}
nkeynes@359
   547
MULS.W Rm, Rn {:
nkeynes@359
   548
    sh4r.mac = (sh4r.mac&0xFFFFFFFF00000000LL) |
nkeynes@359
   549
               (uint32_t)(SIGNEXT32(sh4r.r[Rm]&0xFFFF) * SIGNEXT32(sh4r.r[Rn]&0xFFFF));
nkeynes@359
   550
:}
nkeynes@359
   551
NEGC Rm, Rn {:
nkeynes@359
   552
    tmp = 0 - sh4r.r[Rm];
nkeynes@359
   553
    sh4r.r[Rn] = tmp - sh4r.t;
nkeynes@359
   554
    sh4r.t = ( 0<tmp || tmp<sh4r.r[Rn] ? 1 : 0 );
nkeynes@359
   555
:}
nkeynes@359
   556
NEG Rm, Rn {: sh4r.r[Rn] = 0 - sh4r.r[Rm]; :}
nkeynes@359
   557
SUB Rm, Rn {: sh4r.r[Rn] -= sh4r.r[Rm]; :}
nkeynes@359
   558
SUBC Rm, Rn {: 
nkeynes@359
   559
    tmp = sh4r.r[Rn];
nkeynes@359
   560
    sh4r.r[Rn] = sh4r.r[Rn] - sh4r.r[Rm] - sh4r.t;
nkeynes@359
   561
    sh4r.t = (sh4r.r[Rn] > tmp || (sh4r.r[Rn] == tmp && sh4r.t == 1));
nkeynes@359
   562
:}
nkeynes@359
   563
nkeynes@359
   564
BRAF Rn {:
nkeynes@359
   565
     CHECKSLOTILLEGAL();
nkeynes@359
   566
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   567
     sh4r.in_delay_slot = 1;
nkeynes@359
   568
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   569
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   570
     return TRUE;
nkeynes@359
   571
:}
nkeynes@359
   572
BSRF Rn {:
nkeynes@359
   573
     CHECKSLOTILLEGAL();
nkeynes@359
   574
     CHECKDEST( pc + 4 + sh4r.r[Rn] );
nkeynes@359
   575
     sh4r.in_delay_slot = 1;
nkeynes@359
   576
     sh4r.pr = sh4r.pc + 4;
nkeynes@359
   577
     sh4r.pc = sh4r.new_pc;
nkeynes@359
   578
     sh4r.new_pc = pc + 4 + sh4r.r[Rn];
nkeynes@359
   579
     TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   580
     return TRUE;
nkeynes@359
   581
:}
nkeynes@359
   582
BT disp {:
nkeynes@359
   583
    CHECKSLOTILLEGAL();
nkeynes@359
   584
    if( sh4r.t ) {
nkeynes@359
   585
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   586
        sh4r.pc += disp + 4;
nkeynes@359
   587
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   588
        return TRUE;
nkeynes@359
   589
    }
nkeynes@359
   590
:}
nkeynes@359
   591
BF disp {:
nkeynes@359
   592
    CHECKSLOTILLEGAL();
nkeynes@359
   593
    if( !sh4r.t ) {
nkeynes@359
   594
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   595
        sh4r.pc += disp + 4;
nkeynes@359
   596
        sh4r.new_pc = sh4r.pc + 2;
nkeynes@359
   597
        return TRUE;
nkeynes@359
   598
    }
nkeynes@359
   599
:}
nkeynes@359
   600
BT/S disp {:
nkeynes@359
   601
    CHECKSLOTILLEGAL();
nkeynes@359
   602
    if( sh4r.t ) {
nkeynes@359
   603
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   604
        sh4r.in_delay_slot = 1;
nkeynes@359
   605
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   606
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   607
        sh4r.in_delay_slot = 1;
nkeynes@359
   608
        return TRUE;
nkeynes@359
   609
    }
nkeynes@359
   610
:}
nkeynes@359
   611
BF/S disp {:
nkeynes@359
   612
    CHECKSLOTILLEGAL();
nkeynes@359
   613
    if( !sh4r.t ) {
nkeynes@359
   614
        CHECKDEST( sh4r.pc + disp + 4 )
nkeynes@359
   615
        sh4r.in_delay_slot = 1;
nkeynes@359
   616
        sh4r.pc = sh4r.new_pc;
nkeynes@359
   617
        sh4r.new_pc = pc + disp + 4;
nkeynes@359
   618
        return TRUE;
nkeynes@359
   619
    }
nkeynes@359
   620
:}
nkeynes@359
   621
BRA disp {:
nkeynes@359
   622
    CHECKSLOTILLEGAL();
nkeynes@359
   623
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   624
    sh4r.in_delay_slot = 1;
nkeynes@359
   625
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   626
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   627
    return TRUE;
nkeynes@359
   628
:}
nkeynes@359
   629
BSR disp {:
nkeynes@359
   630
    CHECKDEST( sh4r.pc + disp + 4 );
nkeynes@359
   631
    CHECKSLOTILLEGAL();
nkeynes@359
   632
    sh4r.in_delay_slot = 1;
nkeynes@359
   633
    sh4r.pr = pc + 4;
nkeynes@359
   634
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   635
    sh4r.new_pc = pc + 4 + disp;
nkeynes@359
   636
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   637
    return TRUE;
nkeynes@359
   638
:}
nkeynes@359
   639
TRAPA #imm {:
nkeynes@359
   640
    CHECKSLOTILLEGAL();
nkeynes@359
   641
    MMIO_WRITE( MMU, TRA, imm<<2 );
nkeynes@359
   642
    sh4r.pc += 2;
nkeynes@359
   643
    sh4_raise_exception( EXC_TRAP );
nkeynes@359
   644
:}
nkeynes@359
   645
RTS {: 
nkeynes@359
   646
    CHECKSLOTILLEGAL();
nkeynes@359
   647
    CHECKDEST( sh4r.pr );
nkeynes@359
   648
    sh4r.in_delay_slot = 1;
nkeynes@359
   649
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   650
    sh4r.new_pc = sh4r.pr;
nkeynes@359
   651
    TRACE_RETURN( pc, sh4r.new_pc );
nkeynes@359
   652
    return TRUE;
nkeynes@359
   653
:}
nkeynes@359
   654
SLEEP {:
nkeynes@359
   655
    if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
nkeynes@359
   656
	sh4r.sh4_state = SH4_STATE_STANDBY;
nkeynes@359
   657
    } else {
nkeynes@359
   658
	sh4r.sh4_state = SH4_STATE_SLEEP;
nkeynes@359
   659
    }
nkeynes@359
   660
    return FALSE; /* Halt CPU */
nkeynes@359
   661
:}
nkeynes@359
   662
RTE {:
nkeynes@359
   663
    CHECKPRIV();
nkeynes@359
   664
    CHECKDEST( sh4r.spc );
nkeynes@359
   665
    CHECKSLOTILLEGAL();
nkeynes@359
   666
    sh4r.in_delay_slot = 1;
nkeynes@359
   667
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   668
    sh4r.new_pc = sh4r.spc;
nkeynes@374
   669
    sh4_write_sr( sh4r.ssr );
nkeynes@359
   670
    return TRUE;
nkeynes@359
   671
:}
nkeynes@359
   672
JMP @Rn {:
nkeynes@359
   673
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   674
    CHECKSLOTILLEGAL();
nkeynes@359
   675
    sh4r.in_delay_slot = 1;
nkeynes@359
   676
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   677
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   678
    return TRUE;
nkeynes@359
   679
:}
nkeynes@359
   680
JSR @Rn {:
nkeynes@359
   681
    CHECKDEST( sh4r.r[Rn] );
nkeynes@359
   682
    CHECKSLOTILLEGAL();
nkeynes@359
   683
    sh4r.in_delay_slot = 1;
nkeynes@359
   684
    sh4r.pc = sh4r.new_pc;
nkeynes@359
   685
    sh4r.new_pc = sh4r.r[Rn];
nkeynes@359
   686
    sh4r.pr = pc + 4;
nkeynes@359
   687
    TRACE_CALL( pc, sh4r.new_pc );
nkeynes@359
   688
    return TRUE;
nkeynes@359
   689
:}
nkeynes@359
   690
STS MACH, Rn {: sh4r.r[Rn] = (sh4r.mac>>32); :}
nkeynes@359
   691
STS.L MACH, @-Rn {:
nkeynes@359
   692
    sh4r.r[Rn] -= 4;
nkeynes@359
   693
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   694
    MEM_WRITE_LONG( sh4r.r[Rn], (sh4r.mac>>32) );
nkeynes@359
   695
:}
nkeynes@359
   696
STC.L SR, @-Rn {:
nkeynes@359
   697
    CHECKPRIV();
nkeynes@359
   698
    sh4r.r[Rn] -= 4;
nkeynes@359
   699
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   700
    MEM_WRITE_LONG( sh4r.r[Rn], sh4_read_sr() );
nkeynes@359
   701
:}
nkeynes@359
   702
LDS.L @Rm+, MACH {:
nkeynes@359
   703
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   704
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@359
   705
               (((uint64_t)MEM_READ_LONG(sh4r.r[Rm]))<<32);
nkeynes@359
   706
    sh4r.r[Rm] += 4;
nkeynes@359
   707
:}
nkeynes@359
   708
LDC.L @Rm+, SR {:
nkeynes@359
   709
    CHECKSLOTILLEGAL();
nkeynes@359
   710
    CHECKPRIV();
nkeynes@359
   711
    CHECKWALIGN32( sh4r.r[Rm] );
nkeynes@374
   712
    sh4_write_sr( MEM_READ_LONG(sh4r.r[Rm]) );
nkeynes@359
   713
    sh4r.r[Rm] +=4;
nkeynes@359
   714
:}
nkeynes@359
   715
LDS Rm, MACH {:
nkeynes@359
   716
    sh4r.mac = (sh4r.mac & 0x00000000FFFFFFFF) |
nkeynes@359
   717
               (((uint64_t)sh4r.r[Rm])<<32);
nkeynes@359
   718
:}
nkeynes@359
   719
LDC Rm, SR {:
nkeynes@359
   720
    CHECKSLOTILLEGAL();
nkeynes@359
   721
    CHECKPRIV();
nkeynes@374
   722
    sh4_write_sr( sh4r.r[Rm] );
nkeynes@359
   723
:}
nkeynes@359
   724
LDC Rm, SGR {:
nkeynes@359
   725
    CHECKPRIV();
nkeynes@359
   726
    sh4r.sgr = sh4r.r[Rm];
nkeynes@359
   727
:}
nkeynes@359
   728
LDC.L @Rm+, SGR {:
nkeynes@359
   729
    CHECKPRIV();
nkeynes@359
   730
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   731
    sh4r.sgr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   732
    sh4r.r[Rm] +=4;
nkeynes@359
   733
:}
nkeynes@359
   734
STS MACL, Rn {: sh4r.r[Rn] = (uint32_t)sh4r.mac; :}
nkeynes@359
   735
STS.L MACL, @-Rn {:
nkeynes@359
   736
    sh4r.r[Rn] -= 4;
nkeynes@359
   737
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   738
    MEM_WRITE_LONG( sh4r.r[Rn], (uint32_t)sh4r.mac );
nkeynes@359
   739
:}
nkeynes@359
   740
STC.L GBR, @-Rn {:
nkeynes@359
   741
    sh4r.r[Rn] -= 4;
nkeynes@359
   742
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   743
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.gbr );
nkeynes@359
   744
:}
nkeynes@359
   745
LDS.L @Rm+, MACL {:
nkeynes@359
   746
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   747
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   748
               (uint64_t)((uint32_t)MEM_READ_LONG(sh4r.r[Rm]));
nkeynes@359
   749
    sh4r.r[Rm] += 4;
nkeynes@359
   750
:}
nkeynes@359
   751
LDC.L @Rm+, GBR {:
nkeynes@359
   752
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   753
    sh4r.gbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   754
    sh4r.r[Rm] +=4;
nkeynes@359
   755
:}
nkeynes@359
   756
LDS Rm, MACL {:
nkeynes@359
   757
    sh4r.mac = (sh4r.mac & 0xFFFFFFFF00000000LL) |
nkeynes@359
   758
               (uint64_t)((uint32_t)(sh4r.r[Rm]));
nkeynes@359
   759
:}
nkeynes@359
   760
LDC Rm, GBR {: sh4r.gbr = sh4r.r[Rm]; :}
nkeynes@359
   761
STS PR, Rn {: sh4r.r[Rn] = sh4r.pr; :}
nkeynes@359
   762
STS.L PR, @-Rn {:
nkeynes@359
   763
    sh4r.r[Rn] -= 4;
nkeynes@359
   764
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   765
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.pr );
nkeynes@359
   766
:}
nkeynes@359
   767
STC.L VBR, @-Rn {:
nkeynes@359
   768
    CHECKPRIV();
nkeynes@359
   769
    sh4r.r[Rn] -= 4;
nkeynes@359
   770
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   771
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.vbr );
nkeynes@359
   772
:}
nkeynes@359
   773
LDS.L @Rm+, PR {:
nkeynes@359
   774
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   775
    sh4r.pr = MEM_READ_LONG( sh4r.r[Rm] );
nkeynes@359
   776
    sh4r.r[Rm] += 4;
nkeynes@359
   777
:}
nkeynes@359
   778
LDC.L @Rm+, VBR {:
nkeynes@359
   779
    CHECKPRIV();
nkeynes@359
   780
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   781
    sh4r.vbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   782
    sh4r.r[Rm] +=4;
nkeynes@359
   783
:}
nkeynes@359
   784
LDS Rm, PR {: sh4r.pr = sh4r.r[Rm]; :}
nkeynes@359
   785
LDC Rm, VBR {:
nkeynes@359
   786
    CHECKPRIV();
nkeynes@359
   787
    sh4r.vbr = sh4r.r[Rm];
nkeynes@359
   788
:}
nkeynes@359
   789
STC SGR, Rn {:
nkeynes@359
   790
    CHECKPRIV();
nkeynes@359
   791
    sh4r.r[Rn] = sh4r.sgr;
nkeynes@359
   792
:}
nkeynes@359
   793
STC.L SGR, @-Rn {:
nkeynes@359
   794
    CHECKPRIV();
nkeynes@359
   795
    sh4r.r[Rn] -= 4;
nkeynes@359
   796
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   797
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.sgr );
nkeynes@359
   798
:}
nkeynes@359
   799
STC.L SSR, @-Rn {:
nkeynes@359
   800
    CHECKPRIV();
nkeynes@359
   801
    sh4r.r[Rn] -= 4;
nkeynes@359
   802
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   803
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.ssr );
nkeynes@359
   804
:}
nkeynes@359
   805
LDC.L @Rm+, SSR {:
nkeynes@359
   806
    CHECKPRIV();
nkeynes@359
   807
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   808
    sh4r.ssr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   809
    sh4r.r[Rm] +=4;
nkeynes@359
   810
:}
nkeynes@359
   811
LDC Rm, SSR {:
nkeynes@359
   812
    CHECKPRIV();
nkeynes@359
   813
    sh4r.ssr = sh4r.r[Rm];
nkeynes@359
   814
:}
nkeynes@359
   815
STC.L SPC, @-Rn {:
nkeynes@359
   816
    CHECKPRIV();
nkeynes@359
   817
    sh4r.r[Rn] -= 4;
nkeynes@359
   818
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   819
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.spc );
nkeynes@359
   820
:}
nkeynes@359
   821
LDC.L @Rm+, SPC {:
nkeynes@359
   822
    CHECKPRIV();
nkeynes@359
   823
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   824
    sh4r.spc = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   825
    sh4r.r[Rm] +=4;
nkeynes@359
   826
:}
nkeynes@359
   827
LDC Rm, SPC {:
nkeynes@359
   828
    CHECKPRIV();
nkeynes@359
   829
    sh4r.spc = sh4r.r[Rm];
nkeynes@359
   830
:}
nkeynes@359
   831
STS FPUL, Rn {: sh4r.r[Rn] = sh4r.fpul; :}
nkeynes@359
   832
STS.L FPUL, @-Rn {:
nkeynes@359
   833
    sh4r.r[Rn] -= 4;
nkeynes@359
   834
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   835
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.fpul );
nkeynes@359
   836
:}
nkeynes@359
   837
LDS.L @Rm+, FPUL {:
nkeynes@359
   838
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   839
    sh4r.fpul = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   840
    sh4r.r[Rm] +=4;
nkeynes@359
   841
:}
nkeynes@359
   842
LDS Rm, FPUL {: sh4r.fpul = sh4r.r[Rm]; :}
nkeynes@359
   843
STS FPSCR, Rn {: sh4r.r[Rn] = sh4r.fpscr; :}
nkeynes@359
   844
STS.L FPSCR, @-Rn {:
nkeynes@359
   845
    sh4r.r[Rn] -= 4;
nkeynes@359
   846
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   847
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.fpscr );
nkeynes@359
   848
:}
nkeynes@359
   849
LDS.L @Rm+, FPSCR {:
nkeynes@359
   850
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   851
    sh4r.fpscr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   852
    sh4r.r[Rm] +=4;
nkeynes@374
   853
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@359
   854
:}
nkeynes@374
   855
LDS Rm, FPSCR {: 
nkeynes@374
   856
    sh4r.fpscr = sh4r.r[Rm]; 
nkeynes@374
   857
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
   858
:}
nkeynes@359
   859
STC DBR, Rn {: CHECKPRIV(); sh4r.r[Rn] = sh4r.dbr; :}
nkeynes@359
   860
STC.L DBR, @-Rn {:
nkeynes@359
   861
    CHECKPRIV();
nkeynes@359
   862
    sh4r.r[Rn] -= 4;
nkeynes@359
   863
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   864
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.dbr );
nkeynes@359
   865
:}
nkeynes@359
   866
LDC.L @Rm+, DBR {:
nkeynes@359
   867
    CHECKPRIV();
nkeynes@359
   868
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   869
    sh4r.dbr = MEM_READ_LONG(sh4r.r[Rm]);
nkeynes@359
   870
    sh4r.r[Rm] +=4;
nkeynes@359
   871
:}
nkeynes@359
   872
LDC Rm, DBR {:
nkeynes@359
   873
    CHECKPRIV();
nkeynes@359
   874
    sh4r.dbr = sh4r.r[Rm];
nkeynes@359
   875
:}
nkeynes@359
   876
STC.L Rm_BANK, @-Rn {:
nkeynes@359
   877
    CHECKPRIV();
nkeynes@359
   878
    sh4r.r[Rn] -= 4;
nkeynes@359
   879
    CHECKWALIGN32( sh4r.r[Rn] );
nkeynes@359
   880
    MEM_WRITE_LONG( sh4r.r[Rn], sh4r.r_bank[Rm_BANK] );
nkeynes@359
   881
:}
nkeynes@359
   882
LDC.L @Rm+, Rn_BANK {:
nkeynes@359
   883
    CHECKPRIV();
nkeynes@359
   884
    CHECKRALIGN32( sh4r.r[Rm] );
nkeynes@359
   885
    sh4r.r_bank[Rn_BANK] = MEM_READ_LONG( sh4r.r[Rm] );
nkeynes@359
   886
    sh4r.r[Rm] += 4;
nkeynes@359
   887
:}
nkeynes@359
   888
LDC Rm, Rn_BANK {:
nkeynes@359
   889
    CHECKPRIV();
nkeynes@359
   890
    sh4r.r_bank[Rn_BANK] = sh4r.r[Rm];
nkeynes@359
   891
:}
nkeynes@359
   892
STC SR, Rn {: 
nkeynes@359
   893
    CHECKPRIV();
nkeynes@359
   894
    sh4r.r[Rn] = sh4_read_sr();
nkeynes@359
   895
:}
nkeynes@359
   896
STC GBR, Rn {:
nkeynes@359
   897
    CHECKPRIV();
nkeynes@359
   898
    sh4r.r[Rn] = sh4r.gbr;
nkeynes@359
   899
:}
nkeynes@359
   900
STC VBR, Rn {:
nkeynes@359
   901
    CHECKPRIV();
nkeynes@359
   902
    sh4r.r[Rn] = sh4r.vbr;
nkeynes@359
   903
:}
nkeynes@359
   904
STC SSR, Rn {:
nkeynes@359
   905
    CHECKPRIV();
nkeynes@359
   906
    sh4r.r[Rn] = sh4r.ssr;
nkeynes@359
   907
:}
nkeynes@359
   908
STC SPC, Rn {:
nkeynes@359
   909
    CHECKPRIV();
nkeynes@359
   910
    sh4r.r[Rn] = sh4r.spc;
nkeynes@359
   911
:}
nkeynes@359
   912
STC Rm_BANK, Rn {:
nkeynes@359
   913
    CHECKPRIV();
nkeynes@359
   914
    sh4r.r[Rn] = sh4r.r_bank[Rm_BANK];
nkeynes@359
   915
:}
nkeynes@359
   916
nkeynes@359
   917
FADD FRm, FRn {:
nkeynes@359
   918
    CHECKFPUEN();
nkeynes@359
   919
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   920
	DR(FRn) += DR(FRm);
nkeynes@359
   921
    } else {
nkeynes@359
   922
	FR(FRn) += FR(FRm);
nkeynes@359
   923
    }
nkeynes@359
   924
:}
nkeynes@359
   925
FSUB FRm, FRn {:
nkeynes@359
   926
    CHECKFPUEN();
nkeynes@359
   927
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   928
	DR(FRn) -= DR(FRm);
nkeynes@359
   929
    } else {
nkeynes@359
   930
	FR(FRn) -= FR(FRm);
nkeynes@359
   931
    }
nkeynes@359
   932
:}
nkeynes@359
   933
nkeynes@359
   934
FMUL FRm, FRn {:
nkeynes@359
   935
    CHECKFPUEN();
nkeynes@359
   936
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   937
	DR(FRn) *= DR(FRm);
nkeynes@359
   938
    } else {
nkeynes@359
   939
	FR(FRn) *= FR(FRm);
nkeynes@359
   940
    }
nkeynes@359
   941
:}
nkeynes@359
   942
nkeynes@359
   943
FDIV FRm, FRn {:
nkeynes@359
   944
    CHECKFPUEN();
nkeynes@359
   945
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   946
	DR(FRn) /= DR(FRm);
nkeynes@359
   947
    } else {
nkeynes@359
   948
	FR(FRn) /= FR(FRm);
nkeynes@359
   949
    }
nkeynes@359
   950
:}
nkeynes@359
   951
nkeynes@359
   952
FCMP/EQ FRm, FRn {:
nkeynes@359
   953
    CHECKFPUEN();
nkeynes@359
   954
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   955
	sh4r.t = ( DR(FRn) == DR(FRm) ? 1 : 0 );
nkeynes@359
   956
    } else {
nkeynes@359
   957
	sh4r.t = ( FR(FRn) == FR(FRm) ? 1 : 0 );
nkeynes@359
   958
    }
nkeynes@359
   959
:}
nkeynes@359
   960
nkeynes@359
   961
FCMP/GT FRm, FRn {:
nkeynes@359
   962
    CHECKFPUEN();
nkeynes@359
   963
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
   964
	sh4r.t = ( DR(FRn) > DR(FRm) ? 1 : 0 );
nkeynes@359
   965
    } else {
nkeynes@359
   966
	sh4r.t = ( FR(FRn) > FR(FRm) ? 1 : 0 );
nkeynes@359
   967
    }
nkeynes@359
   968
:}
nkeynes@359
   969
nkeynes@359
   970
FMOV @(R0, Rm), FRn {: MEM_FP_READ( sh4r.r[Rm] + R0, FRn ); :}
nkeynes@359
   971
FMOV FRm, @(R0, Rn) {: MEM_FP_WRITE( sh4r.r[Rn] + R0, FRm ); :}
nkeynes@359
   972
FMOV @Rm, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); :}
nkeynes@359
   973
FMOV @Rm+, FRn {: MEM_FP_READ( sh4r.r[Rm], FRn ); sh4r.r[Rm] += FP_WIDTH; :}
nkeynes@359
   974
FMOV FRm, @Rn {: MEM_FP_WRITE( sh4r.r[Rn], FRm ); :}
nkeynes@359
   975
FMOV FRm, @-Rn {: sh4r.r[Rn] -= FP_WIDTH; MEM_FP_WRITE( sh4r.r[Rn], FRm ); :}
nkeynes@359
   976
FMOV FRm, FRn {: 
nkeynes@359
   977
    if( IS_FPU_DOUBLESIZE() )
nkeynes@359
   978
	DR(FRn) = DR(FRm);
nkeynes@359
   979
    else
nkeynes@359
   980
	FR(FRn) = FR(FRm);
nkeynes@359
   981
:}
nkeynes@359
   982
FSTS FPUL, FRn {: CHECKFPUEN(); FR(FRn) = FPULf; :}
nkeynes@359
   983
FLDS FRm, FPUL {: CHECKFPUEN(); FPULf = FR(FRm); :}
nkeynes@359
   984
FLOAT FPUL, FRn {: 
nkeynes@359
   985
    CHECKFPUEN();
nkeynes@374
   986
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
   987
	if( FRn&1 ) { // No, really...
nkeynes@374
   988
	    dtmp = (double)FPULi;
nkeynes@374
   989
	    FR(FRn) = *(((float *)&dtmp)+1);
nkeynes@374
   990
	} else {
nkeynes@374
   991
	    DRF(FRn>>1) = (double)FPULi;
nkeynes@374
   992
	}
nkeynes@374
   993
    } else {
nkeynes@359
   994
	FR(FRn) = (float)FPULi;
nkeynes@374
   995
    }
nkeynes@359
   996
:}
nkeynes@359
   997
FTRC FRm, FPUL {:
nkeynes@359
   998
    CHECKFPUEN();
nkeynes@359
   999
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@374
  1000
	if( FRm&1 ) {
nkeynes@374
  1001
	    dtmp = 0;
nkeynes@374
  1002
	    *(((float *)&dtmp)+1) = FR(FRm);
nkeynes@374
  1003
	} else {
nkeynes@374
  1004
	    dtmp = DRF(FRm>>1);
nkeynes@374
  1005
	}
nkeynes@359
  1006
        if( dtmp >= MAX_INTF )
nkeynes@359
  1007
            FPULi = MAX_INT;
nkeynes@359
  1008
        else if( dtmp <= MIN_INTF )
nkeynes@359
  1009
            FPULi = MIN_INT;
nkeynes@359
  1010
        else 
nkeynes@359
  1011
            FPULi = (int32_t)dtmp;
nkeynes@359
  1012
    } else {
nkeynes@359
  1013
	ftmp = FR(FRm);
nkeynes@359
  1014
	if( ftmp >= MAX_INTF )
nkeynes@359
  1015
	    FPULi = MAX_INT;
nkeynes@359
  1016
	else if( ftmp <= MIN_INTF )
nkeynes@359
  1017
	    FPULi = MIN_INT;
nkeynes@359
  1018
	else
nkeynes@359
  1019
	    FPULi = (int32_t)ftmp;
nkeynes@359
  1020
    }
nkeynes@359
  1021
:}
nkeynes@359
  1022
FNEG FRn {:
nkeynes@359
  1023
    CHECKFPUEN();
nkeynes@359
  1024
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1025
	DR(FRn) = -DR(FRn);
nkeynes@359
  1026
    } else {
nkeynes@359
  1027
        FR(FRn) = -FR(FRn);
nkeynes@359
  1028
    }
nkeynes@359
  1029
:}
nkeynes@359
  1030
FABS FRn {:
nkeynes@359
  1031
    CHECKFPUEN();
nkeynes@359
  1032
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1033
	DR(FRn) = fabs(DR(FRn));
nkeynes@359
  1034
    } else {
nkeynes@359
  1035
        FR(FRn) = fabsf(FR(FRn));
nkeynes@359
  1036
    }
nkeynes@359
  1037
:}
nkeynes@359
  1038
FSQRT FRn {:
nkeynes@359
  1039
    CHECKFPUEN();
nkeynes@359
  1040
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1041
	DR(FRn) = sqrt(DR(FRn));
nkeynes@359
  1042
    } else {
nkeynes@359
  1043
        FR(FRn) = sqrtf(FR(FRn));
nkeynes@359
  1044
    }
nkeynes@359
  1045
:}
nkeynes@359
  1046
FLDI0 FRn {:
nkeynes@359
  1047
    CHECKFPUEN();
nkeynes@359
  1048
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1049
	DR(FRn) = 0.0;
nkeynes@359
  1050
    } else {
nkeynes@359
  1051
        FR(FRn) = 0.0;
nkeynes@359
  1052
    }
nkeynes@359
  1053
:}
nkeynes@359
  1054
FLDI1 FRn {:
nkeynes@359
  1055
    CHECKFPUEN();
nkeynes@359
  1056
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1057
	DR(FRn) = 1.0;
nkeynes@359
  1058
    } else {
nkeynes@359
  1059
        FR(FRn) = 1.0;
nkeynes@359
  1060
    }
nkeynes@359
  1061
:}
nkeynes@359
  1062
FMAC FR0, FRm, FRn {:
nkeynes@359
  1063
    CHECKFPUEN();
nkeynes@359
  1064
    if( IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1065
        DR(FRn) += DR(FRm)*DR(0);
nkeynes@359
  1066
    } else {
nkeynes@359
  1067
	FR(FRn) += FR(FRm)*FR(0);
nkeynes@359
  1068
    }
nkeynes@359
  1069
:}
nkeynes@374
  1070
FRCHG {: 
nkeynes@374
  1071
    CHECKFPUEN(); 
nkeynes@374
  1072
    sh4r.fpscr ^= FPSCR_FR; 
nkeynes@374
  1073
    sh4r.fr_bank = &sh4r.fr[(sh4r.fpscr&FPSCR_FR)>>21][0];
nkeynes@374
  1074
:}
nkeynes@359
  1075
FSCHG {: CHECKFPUEN(); sh4r.fpscr ^= FPSCR_SZ; :}
nkeynes@359
  1076
FCNVSD FPUL, FRn {:
nkeynes@359
  1077
    CHECKFPUEN();
nkeynes@359
  1078
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1079
	DR(FRn) = (double)FPULf;
nkeynes@359
  1080
    }
nkeynes@359
  1081
:}
nkeynes@359
  1082
FCNVDS FRm, FPUL {:
nkeynes@359
  1083
    CHECKFPUEN();
nkeynes@359
  1084
    if( IS_FPU_DOUBLEPREC() && !IS_FPU_DOUBLESIZE() ) {
nkeynes@359
  1085
	FPULf = (float)DR(FRm);
nkeynes@359
  1086
    }
nkeynes@359
  1087
:}
nkeynes@359
  1088
nkeynes@359
  1089
FSRRA FRn {:
nkeynes@359
  1090
    CHECKFPUEN();
nkeynes@359
  1091
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1092
	FR(FRn) = 1.0/sqrtf(FR(FRn));
nkeynes@359
  1093
    }
nkeynes@359
  1094
:}
nkeynes@359
  1095
FIPR FVm, FVn {:
nkeynes@359
  1096
    CHECKFPUEN();
nkeynes@359
  1097
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@359
  1098
        int tmp2 = FVn<<2;
nkeynes@359
  1099
        tmp = FVm<<2;
nkeynes@359
  1100
        FR(tmp2+3) = FR(tmp)*FR(tmp2) +
nkeynes@359
  1101
            FR(tmp+1)*FR(tmp2+1) +
nkeynes@359
  1102
            FR(tmp+2)*FR(tmp2+2) +
nkeynes@359
  1103
            FR(tmp+3)*FR(tmp2+3);
nkeynes@359
  1104
    }
nkeynes@359
  1105
:}
nkeynes@359
  1106
FSCA FPUL, FRn {:
nkeynes@359
  1107
    CHECKFPUEN();
nkeynes@359
  1108
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@391
  1109
	sh4_fsca( FPULi, &(DRF(FRn>>1)) );
nkeynes@391
  1110
	/*
nkeynes@359
  1111
        float angle = (((float)(FPULi&0xFFFF))/65536.0) * 2 * M_PI;
nkeynes@359
  1112
        FR(FRn) = sinf(angle);
nkeynes@359
  1113
        FR((FRn)+1) = cosf(angle);
nkeynes@391
  1114
	*/
nkeynes@359
  1115
    }
nkeynes@359
  1116
:}
nkeynes@359
  1117
FTRV XMTRX, FVn {:
nkeynes@359
  1118
    CHECKFPUEN();
nkeynes@359
  1119
    if( !IS_FPU_DOUBLEPREC() ) {
nkeynes@391
  1120
	sh4_ftrv(&(DRF(FVn<<1)), &sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][0]);
nkeynes@391
  1121
	/*
nkeynes@359
  1122
        tmp = FVn<<2;
nkeynes@374
  1123
	float *xf = &sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][0];
nkeynes@359
  1124
        float fv[4] = { FR(tmp), FR(tmp+1), FR(tmp+2), FR(tmp+3) };
nkeynes@374
  1125
        FR(tmp) = xf[1] * fv[0] + xf[5]*fv[1] +
nkeynes@374
  1126
	    xf[9]*fv[2] + xf[13]*fv[3];
nkeynes@374
  1127
        FR(tmp+1) = xf[0] * fv[0] + xf[4]*fv[1] +
nkeynes@374
  1128
	    xf[8]*fv[2] + xf[12]*fv[3];
nkeynes@374
  1129
        FR(tmp+2) = xf[3] * fv[0] + xf[7]*fv[1] +
nkeynes@374
  1130
	    xf[11]*fv[2] + xf[15]*fv[3];
nkeynes@374
  1131
        FR(tmp+3) = xf[2] * fv[0] + xf[6]*fv[1] +
nkeynes@374
  1132
	    xf[10]*fv[2] + xf[14]*fv[3];
nkeynes@391
  1133
	*/
nkeynes@359
  1134
    }
nkeynes@359
  1135
:}
nkeynes@359
  1136
UNDEF {:
nkeynes@359
  1137
    UNDEF(ir);
nkeynes@359
  1138
:}
nkeynes@359
  1139
%%
nkeynes@359
  1140
    sh4r.pc = sh4r.new_pc;
nkeynes@359
  1141
    sh4r.new_pc += 2;
nkeynes@359
  1142
    sh4r.in_delay_slot = 0;
nkeynes@359
  1143
    return TRUE;
nkeynes@359
  1144
}
.