4 * SH4 parent module for all CPU modes and SH4 peripheral
7 * Copyright (c) 2005 Nathan Keynes.
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
20 #define MODULE sh4_module
25 #include "dreamcast.h"
31 #include "sh4/sh4core.h"
32 #include "sh4/sh4mmio.h"
33 #include "sh4/sh4stat.h"
34 #include "sh4/sh4trans.h"
35 #include "sh4/xltcache.h"
37 void sh4_init( void );
38 void sh4_xlat_init( void );
39 void sh4_reset( void );
40 void sh4_start( void );
41 void sh4_stop( void );
42 void sh4_save_state( FILE *f );
43 int sh4_load_state( FILE *f );
45 uint32_t sh4_run_slice( uint32_t );
46 uint32_t sh4_xlat_run_slice( uint32_t );
48 struct dreamcast_module sh4_module = { "SH4", sh4_init, sh4_reset,
49 sh4_start, sh4_run_slice, sh4_stop,
50 sh4_save_state, sh4_load_state };
52 struct sh4_registers sh4r __attribute__((aligned(16)));
53 struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
54 int sh4_breakpoint_count = 0;
55 sh4ptr_t sh4_main_ram;
56 gboolean sh4_starting = FALSE;
57 static gboolean sh4_use_translator = FALSE;
58 static jmp_buf sh4_exit_jmp_buf;
59 static gboolean sh4_running = FALSE;
60 struct sh4_icache_struct sh4_icache = { NULL, -1, -1, 0 };
62 void sh4_translate_set_enabled( gboolean use )
64 // No-op if the translator was not built
70 sh4_use_translator = use;
74 gboolean sh4_translate_is_enabled()
76 return sh4_use_translator;
81 register_io_regions( mmio_list_sh4mmio );
82 sh4_main_ram = mem_get_region_by_name(MEM_REGION_MAIN);
86 #ifdef ENABLE_SH4STATS
98 if( sh4_use_translator ) {
102 /* zero everything out, for the sake of having a consistent state. */
103 memset( &sh4r, 0, sizeof(sh4r) );
105 /* Resume running if we were halted */
106 sh4r.sh4_state = SH4_STATE_RUNNING;
108 sh4r.pc = 0xA0000000;
109 sh4r.new_pc= 0xA0000002;
110 sh4r.vbr = 0x00000000;
111 sh4r.fpscr = 0x00040001;
112 sh4r.sr = 0x700000F0;
114 /* Mem reset will do this, but if we want to reset _just_ the SH4... */
115 MMIO_WRITE( MMU, EXPEVT, EXC_POWER_RESET );
117 /* Peripheral modules */
125 #ifdef ENABLE_SH4STATS
132 if( sh4_use_translator ) {
133 /* If we were running with the translator, update new_pc and in_delay_slot */
134 sh4r.new_pc = sh4r.pc+2;
135 sh4r.in_delay_slot = FALSE;
141 * Execute a timeslice using translated code only (ie translate/execute loop)
143 uint32_t sh4_run_slice( uint32_t nanosecs )
145 sh4r.slice_cycle = 0;
147 if( sh4r.sh4_state != SH4_STATE_RUNNING ) {
148 sh4_sleep_run_slice(nanosecs);
151 /* Setup for sudden vm exits */
152 switch( setjmp(sh4_exit_jmp_buf) ) {
153 case CORE_EXIT_BREAKPOINT:
154 sh4_clear_breakpoint( sh4r.pc, BREAK_ONESHOT );
157 if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
158 TMU_run_slice( sh4r.slice_cycle );
159 SCIF_run_slice( sh4r.slice_cycle );
160 PMM_run_slice( sh4r.slice_cycle );
162 return sh4r.slice_cycle;
164 case CORE_EXIT_SYSRESET:
167 case CORE_EXIT_SLEEP:
168 sh4_sleep_run_slice(nanosecs);
170 case CORE_EXIT_FLUSH_ICACHE:
171 #ifdef SH4_TRANSLATOR
179 /* Execute the core's real slice */
180 #ifdef SH4_TRANSLATOR
181 if( sh4_use_translator ) {
182 sh4_translate_run_slice(nanosecs);
184 sh4_emulate_run_slice(nanosecs);
187 sh4_emulate_run_slice(nanosecs);
190 /* And finish off the peripherals afterwards */
193 sh4_starting = FALSE;
194 sh4r.slice_cycle = nanosecs;
195 if( sh4r.sh4_state != SH4_STATE_STANDBY ) {
196 TMU_run_slice( nanosecs );
197 SCIF_run_slice( nanosecs );
198 PMM_run_slice( sh4r.slice_cycle );
203 void sh4_core_exit( int exit_code )
206 #ifdef SH4_TRANSLATOR
207 if( sh4_use_translator ) {
208 sh4_translate_exit_recover();
211 // longjmp back into sh4_run_slice
213 longjmp(sh4_exit_jmp_buf, exit_code);
217 void sh4_flush_icache()
219 #ifdef SH4_TRANSLATOR
220 // FIXME: Special case needs to be generalized
221 if( sh4_use_translator ) {
222 if( sh4_translate_flush_cache() ) {
223 longjmp(sh4_exit_jmp_buf, CORE_EXIT_CONTINUE);
229 void sh4_save_state( FILE *f )
231 if( sh4_use_translator ) {
232 /* If we were running with the translator, update new_pc and in_delay_slot */
233 sh4r.new_pc = sh4r.pc+2;
234 sh4r.in_delay_slot = FALSE;
237 fwrite( &sh4r, sizeof(sh4r), 1, f );
240 INTC_save_state( f );
242 SCIF_save_state( f );
245 int sh4_load_state( FILE * f )
247 if( sh4_use_translator ) {
250 fread( &sh4r, sizeof(sh4r), 1, f );
253 INTC_load_state( f );
255 return SCIF_load_state( f );
259 void sh4_set_breakpoint( uint32_t pc, breakpoint_type_t type )
261 sh4_breakpoints[sh4_breakpoint_count].address = pc;
262 sh4_breakpoints[sh4_breakpoint_count].type = type;
263 if( sh4_use_translator ) {
264 xlat_invalidate_word( pc );
266 sh4_breakpoint_count++;
269 gboolean sh4_clear_breakpoint( uint32_t pc, breakpoint_type_t type )
273 for( i=0; i<sh4_breakpoint_count; i++ ) {
274 if( sh4_breakpoints[i].address == pc &&
275 sh4_breakpoints[i].type == type ) {
276 while( ++i < sh4_breakpoint_count ) {
277 sh4_breakpoints[i-1].address = sh4_breakpoints[i].address;
278 sh4_breakpoints[i-1].type = sh4_breakpoints[i].type;
280 if( sh4_use_translator ) {
281 xlat_invalidate_word( pc );
283 sh4_breakpoint_count--;
290 int sh4_get_breakpoint( uint32_t pc )
293 for( i=0; i<sh4_breakpoint_count; i++ ) {
294 if( sh4_breakpoints[i].address == pc )
295 return sh4_breakpoints[i].type;
300 void sh4_set_pc( int pc )
307 /******************************* Support methods ***************************/
309 static void sh4_switch_banks( )
313 memcpy( tmp, sh4r.r, sizeof(uint32_t)*8 );
314 memcpy( sh4r.r, sh4r.r_bank, sizeof(uint32_t)*8 );
315 memcpy( sh4r.r_bank, tmp, sizeof(uint32_t)*8 );
318 void sh4_switch_fr_banks()
321 for( i=0; i<16; i++ ) {
322 float tmp = sh4r.fr[0][i];
323 sh4r.fr[0][i] = sh4r.fr[1][i];
328 void sh4_write_sr( uint32_t newval )
330 int oldbank = (sh4r.sr&SR_MDRB) == SR_MDRB;
331 int newbank = (newval&SR_MDRB) == SR_MDRB;
332 if( oldbank != newbank )
334 sh4r.sr = newval & SR_MASK;
335 sh4r.t = (newval&SR_T) ? 1 : 0;
336 sh4r.s = (newval&SR_S) ? 1 : 0;
337 sh4r.m = (newval&SR_M) ? 1 : 0;
338 sh4r.q = (newval&SR_Q) ? 1 : 0;
342 void sh4_write_fpscr( uint32_t newval )
344 if( (sh4r.fpscr ^ newval) & FPSCR_FR ) {
345 sh4_switch_fr_banks();
347 sh4r.fpscr = newval & FPSCR_MASK;
350 uint32_t sh4_read_sr( void )
352 /* synchronize sh4r.sr with the various bitflags */
353 sh4r.sr &= SR_MQSTMASK;
354 if( sh4r.t ) sh4r.sr |= SR_T;
355 if( sh4r.s ) sh4r.sr |= SR_S;
356 if( sh4r.m ) sh4r.sr |= SR_M;
357 if( sh4r.q ) sh4r.sr |= SR_Q;
363 #define RAISE( x, v ) do{ \
364 if( sh4r.vbr == 0 ) { \
365 ERROR( "%08X: VBR not initialized while raising exception %03X, halting", sh4r.pc, x ); \
366 sh4_core_exit(CORE_EXIT_HALT); return FALSE; \
368 sh4r.spc = sh4r.pc; \
369 sh4r.ssr = sh4_read_sr(); \
370 sh4r.sgr = sh4r.r[15]; \
371 MMIO_WRITE(MMU,EXPEVT,x); \
372 sh4r.pc = sh4r.vbr + v; \
373 sh4r.new_pc = sh4r.pc + 2; \
374 sh4_write_sr( sh4r.ssr |SR_MD|SR_BL|SR_RB ); \
375 if( sh4r.in_delay_slot ) { \
376 sh4r.in_delay_slot = 0; \
380 return TRUE; } while(0)
383 * Raise a general CPU exception for the specified exception code.
384 * (NOT for TRAPA or TLB exceptions)
386 gboolean sh4_raise_exception( int code )
388 RAISE( code, EXV_EXCEPTION );
392 * Raise a CPU reset exception with the specified exception code.
394 gboolean sh4_raise_reset( int code )
396 // FIXME: reset modules as per "manual reset"
398 MMIO_WRITE(MMU,EXPEVT,code);
400 sh4r.pc = 0xA0000000;
401 sh4r.new_pc = sh4r.pc + 2;
402 sh4_write_sr( (sh4r.sr|SR_MD|SR_BL|SR_RB|SR_IMASK)
407 gboolean sh4_raise_trap( int trap )
409 MMIO_WRITE( MMU, TRA, trap<<2 );
410 RAISE( EXC_TRAP, EXV_EXCEPTION );
413 gboolean sh4_raise_slot_exception( int normal_code, int slot_code ) {
414 if( sh4r.in_delay_slot ) {
415 return sh4_raise_exception(slot_code);
417 return sh4_raise_exception(normal_code);
421 gboolean sh4_raise_tlb_exception( int code )
423 RAISE( code, EXV_TLBMISS );
426 void sh4_accept_interrupt( void )
428 uint32_t code = intc_accept_interrupt();
429 sh4r.ssr = sh4_read_sr();
431 sh4r.sgr = sh4r.r[15];
432 sh4_write_sr( sh4r.ssr|SR_BL|SR_MD|SR_RB );
433 MMIO_WRITE( MMU, INTEVT, code );
434 sh4r.pc = sh4r.vbr + 0x600;
435 sh4r.new_pc = sh4r.pc + 2;
436 // WARN( "Accepting interrupt %03X, from %08X => %08X", code, sh4r.spc, sh4r.pc );
439 void signsat48( void )
441 if( ((int64_t)sh4r.mac) < (int64_t)0xFFFF800000000000LL )
442 sh4r.mac = 0xFFFF800000000000LL;
443 else if( ((int64_t)sh4r.mac) > (int64_t)0x00007FFFFFFFFFFFLL )
444 sh4r.mac = 0x00007FFFFFFFFFFFLL;
447 void sh4_fsca( uint32_t anglei, float *fr )
449 float angle = (((float)(anglei&0xFFFF))/65536.0) * 2 * M_PI;
455 * Enter sleep mode (eg by executing a SLEEP instruction).
456 * Sets sh4_state appropriately and ensures any stopping peripheral modules
461 if( MMIO_READ( CPG, STBCR ) & 0x80 ) {
462 sh4r.sh4_state = SH4_STATE_STANDBY;
463 /* Bring all running peripheral modules up to date, and then halt them. */
464 TMU_run_slice( sh4r.slice_cycle );
465 SCIF_run_slice( sh4r.slice_cycle );
466 PMM_run_slice( sh4r.slice_cycle );
468 if( MMIO_READ( CPG, STBCR2 ) & 0x80 ) {
469 sh4r.sh4_state = SH4_STATE_DEEP_SLEEP;
470 /* Halt DMAC but other peripherals still running */
473 sh4r.sh4_state = SH4_STATE_SLEEP;
476 sh4_core_exit( CORE_EXIT_SLEEP );
480 * Wakeup following sleep mode (IRQ or reset). Sets state back to running,
481 * and restarts any peripheral devices that were stopped.
483 void sh4_wakeup(void)
485 switch( sh4r.sh4_state ) {
486 case SH4_STATE_STANDBY:
488 case SH4_STATE_DEEP_SLEEP:
490 case SH4_STATE_SLEEP:
493 sh4r.sh4_state = SH4_STATE_RUNNING;
497 * Run a time slice (or portion of a timeslice) while the SH4 is sleeping.
498 * Returns when either the SH4 wakes up (interrupt received) or the end of
499 * the slice is reached. Updates sh4.slice_cycle with the exit time and
500 * returns the same value.
502 uint32_t sh4_sleep_run_slice( uint32_t nanosecs )
504 int sleep_state = sh4r.sh4_state;
505 assert( sleep_state != SH4_STATE_RUNNING );
507 while( sh4r.event_pending < nanosecs ) {
508 sh4r.slice_cycle = sh4r.event_pending;
509 if( sh4r.event_types & PENDING_EVENT ) {
512 if( sh4r.event_types & PENDING_IRQ ) {
514 return sh4r.slice_cycle;
517 sh4r.slice_cycle = nanosecs;
518 return sh4r.slice_cycle;
523 * Compute the matrix tranform of fv given the matrix xf.
524 * Both fv and xf are word-swapped as per the sh4r.fr banks
526 void sh4_ftrv( float *target )
528 float fv[4] = { target[1], target[0], target[3], target[2] };
529 target[1] = sh4r.fr[1][1] * fv[0] + sh4r.fr[1][5]*fv[1] +
530 sh4r.fr[1][9]*fv[2] + sh4r.fr[1][13]*fv[3];
531 target[0] = sh4r.fr[1][0] * fv[0] + sh4r.fr[1][4]*fv[1] +
532 sh4r.fr[1][8]*fv[2] + sh4r.fr[1][12]*fv[3];
533 target[3] = sh4r.fr[1][3] * fv[0] + sh4r.fr[1][7]*fv[1] +
534 sh4r.fr[1][11]*fv[2] + sh4r.fr[1][15]*fv[3];
535 target[2] = sh4r.fr[1][2] * fv[0] + sh4r.fr[1][6]*fv[1] +
536 sh4r.fr[1][10]*fv[2] + sh4r.fr[1][14]*fv[3];
539 gboolean sh4_has_page( sh4vma_t vma )
541 sh4addr_t addr = mmu_vma_to_phys_disasm(vma);
542 return addr != MMU_VMA_ERROR && mem_has_page(addr);
.