filename | src/sh4/sh4core.h |
changeset | 391:16afb90b5d47 |
prev | 378:f10fbdd4e24b |
next | 401:f79327f39818 |
author | nkeynes |
date | Tue Sep 18 09:14:20 2007 +0000 (16 years ago) |
permissions | -rw-r--r-- |
last change | Add sh4_raise_trap() routine Share the new fsca/ftrv code between core + trans |
view | annotate | diff | log | raw |
1 /**
2 * $Id: sh4core.h,v 1.24 2007-09-18 09:14:20 nkeynes Exp $
3 *
4 * This file defines the internal functions exported/used by the SH4 core,
5 * except for disassembly functions defined in sh4dasm.h
6 *
7 * Copyright (c) 2005 Nathan Keynes.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 */
20 #ifndef sh4core_H
21 #define sh4core_H 1
23 #include <glib/gtypes.h>
24 #include <stdint.h>
25 #include <stdio.h>
26 #include "mem.h"
28 #ifdef __cplusplus
29 extern "C" {
30 #if 0
31 }
32 #endif
33 #endif
36 /**
37 * SH4 is running normally
38 */
39 #define SH4_STATE_RUNNING 1
40 /**
41 * SH4 is not executing instructions but all peripheral modules are still
42 * running
43 */
44 #define SH4_STATE_SLEEP 2
45 /**
46 * SH4 is not executing instructions, DMAC is halted, but all other peripheral
47 * modules are still running
48 */
49 #define SH4_STATE_DEEP_SLEEP 3
50 /**
51 * SH4 is not executing instructions and all peripheral modules are also
52 * stopped. As close as you can get to powered-off without actually being
53 * off.
54 */
55 #define SH4_STATE_STANDBY 4
57 #define PENDING_IRQ 1
58 #define PENDING_EVENT 2
60 struct sh4_registers {
61 uint32_t r[16];
62 uint32_t sr, pr, pc, fpscr;
63 uint32_t t, m, q, s; /* really boolean - 0 or 1 */
64 int32_t fpul;
65 float *fr_bank;
66 float fr[2][16];
67 uint64_t mac;
68 uint32_t gbr, ssr, spc, sgr, dbr, vbr;
70 uint32_t r_bank[8]; /* hidden banked registers */
71 int32_t store_queue[16]; /* technically 2 banks of 32 bytes */
73 uint32_t new_pc; /* Not a real register, but used to handle delay slots */
74 uint32_t event_pending; /* slice cycle time of the next pending event, or FFFFFFFF
75 when no events are pending */
76 uint32_t event_types; /* bit 0 = IRQ pending, bit 1 = general event pending */
77 int in_delay_slot; /* flag to indicate the current instruction is in
78 * a delay slot (certain rules apply) */
79 uint32_t slice_cycle; /* Current nanosecond within the timeslice */
80 int sh4_state; /* Current power-on state (one of the SH4_STATE_* values ) */
81 };
83 extern struct sh4_registers sh4r;
84 extern struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
85 extern int sh4_breakpoint_count;
88 /* Public functions */
89 void sh4_set_use_xlat( gboolean use );
90 void sh4_init( void );
91 void sh4_reset( void );
92 void sh4_run( void );
93 void sh4_runto( uint32_t pc, uint32_t count );
94 void sh4_runfor( uint32_t count );
95 int sh4_isrunning( void );
96 void sh4_stop( void );
97 void sh4_set_pc( int );
99 gboolean sh4_execute_instruction( void );
100 gboolean sh4_raise_exception( int );
101 gboolean sh4_raise_trap( int );
102 gboolean sh4_raise_slot_exception( int, int );
103 gboolean sh4_raise_tlb_exception( int );
104 void sh4_set_breakpoint( uint32_t pc, int type );
105 gboolean sh4_clear_breakpoint( uint32_t pc, int type );
106 int sh4_get_breakpoint( uint32_t pc );
107 void sh4_accept_interrupt( void );
109 #define BREAK_ONESHOT 1
110 #define BREAK_PERM 2
112 /* SH4 Memory */
113 int32_t sh4_read_long( uint32_t addr );
114 int32_t sh4_read_word( uint32_t addr );
115 int32_t sh4_read_byte( uint32_t addr );
116 void sh4_write_long( uint32_t addr, uint32_t val );
117 void sh4_write_word( uint32_t addr, uint32_t val );
118 void sh4_write_byte( uint32_t addr, uint32_t val );
119 int32_t sh4_read_phys_word( uint32_t addr );
120 void sh4_flush_store_queue( uint32_t addr );
122 /* SH4 Support methods */
123 uint32_t sh4_read_sr(void);
124 void sh4_write_sr(uint32_t val);
126 /* Peripheral functions */
127 void CPG_reset( void );
128 void TMU_run_slice( uint32_t );
129 void TMU_update_clocks( void );
130 void TMU_reset( void );
131 void TMU_save_state( FILE * );
132 int TMU_load_state( FILE * );
133 void DMAC_reset( void );
134 void DMAC_run_slice( uint32_t );
135 void DMAC_save_state( FILE * );
136 int DMAC_load_state( FILE * );
137 void SCIF_reset( void );
138 void SCIF_run_slice( uint32_t );
139 void SCIF_save_state( FILE *f );
140 int SCIF_load_state( FILE *f );
141 void INTC_reset( void );
142 void INTC_save_state( FILE *f );
143 int INTC_load_state( FILE *f );
144 void MMU_init( void );
145 void MMU_reset( void );
146 void MMU_save_state( FILE *f );
147 int MMU_load_state( FILE *f );
149 #define SIGNEXT4(n) ((((int32_t)(n))<<28)>>28)
150 #define SIGNEXT8(n) ((int32_t)((int8_t)(n)))
151 #define SIGNEXT12(n) ((((int32_t)(n))<<20)>>20)
152 #define SIGNEXT16(n) ((int32_t)((int16_t)(n)))
153 #define SIGNEXT32(n) ((int64_t)((int32_t)(n)))
154 #define SIGNEXT48(n) ((((int64_t)(n))<<16)>>16)
156 /* Status Register (SR) bits */
157 #define SR_MD 0x40000000 /* Processor mode ( User=0, Privileged=1 ) */
158 #define SR_RB 0x20000000 /* Register bank (priviledged mode only) */
159 #define SR_BL 0x10000000 /* Exception/interupt block (1 = masked) */
160 #define SR_FD 0x00008000 /* FPU disable */
161 #define SR_M 0x00000200
162 #define SR_Q 0x00000100
163 #define SR_IMASK 0x000000F0 /* Interrupt mask level */
164 #define SR_S 0x00000002 /* Saturation operation for MAC instructions */
165 #define SR_T 0x00000001 /* True/false or carry/borrow */
166 #define SR_MASK 0x700083F3
167 #define SR_MQSTMASK 0xFFFFFCFC /* Mask to clear the flags we're keeping separately */
169 #define IS_SH4_PRIVMODE() (sh4r.sr&SR_MD)
170 #define SH4_INTMASK() ((sh4r.sr&SR_IMASK)>>4)
171 #define SH4_EVENT_PENDING() (sh4r.event_pending <= sh4r.slice_cycle && !sh4r.in_delay_slot)
173 #define FPSCR_FR 0x00200000 /* FPU register bank */
174 #define FPSCR_SZ 0x00100000 /* FPU transfer size (0=32 bits, 1=64 bits) */
175 #define FPSCR_PR 0x00080000 /* Precision (0=32 bites, 1=64 bits) */
176 #define FPSCR_DN 0x00040000 /* Denormalization mode (1 = treat as 0) */
177 #define FPSCR_CAUSE 0x0003F000
178 #define FPSCR_ENABLE 0x00000F80
179 #define FPSCR_FLAG 0x0000007C
180 #define FPSCR_RM 0x00000003 /* Rounding mode (0=nearest, 1=to zero) */
182 #define IS_FPU_DOUBLEPREC() (sh4r.fpscr&FPSCR_PR)
183 #define IS_FPU_DOUBLESIZE() (sh4r.fpscr&FPSCR_SZ)
184 #define IS_FPU_ENABLED() ((sh4r.sr&SR_FD)==0)
186 #define FR(x) sh4r.fr_bank[(x)^1]
187 #define DRF(x) ((double *)sh4r.fr_bank)[x]
188 #define XF(x) sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][(x)^1]
189 #define XDR(x) ((double *)(sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21]))[x]
190 #define DRb(x,b) ((double *)(sh4r.fr[((b ? (~sh4r.fpscr) : sh4r.fpscr)&FPSCR_FR)>>21]))[x]
191 #define DR(x) DRb((x>>1), (x&1))
192 #define FPULf *((float *)&sh4r.fpul)
193 #define FPULi (sh4r.fpul)
195 /* CPU-generated exception code/vector pairs */
196 #define EXC_POWER_RESET 0x000 /* vector special */
197 #define EXC_MANUAL_RESET 0x020
198 #define EXC_DATA_ADDR_READ 0x0E0
199 #define EXC_DATA_ADDR_WRITE 0x100
200 #define EXC_SLOT_ILLEGAL 0x1A0
201 #define EXC_ILLEGAL 0x180
202 #define EXC_TRAP 0x160
203 #define EXC_FPU_DISABLED 0x800
204 #define EXC_SLOT_FPU_DISABLED 0x820
206 /* Exceptions (for use with sh4_raise_exception) */
208 #define EX_ILLEGAL_INSTRUCTION 0x180, 0x100
209 #define EX_SLOT_ILLEGAL 0x1A0, 0x100
210 #define EX_TLB_MISS_READ 0x040, 0x400
211 #define EX_TLB_MISS_WRITE 0x060, 0x400
212 #define EX_INIT_PAGE_WRITE 0x080, 0x100
213 #define EX_TLB_PROT_READ 0x0A0, 0x100
214 #define EX_TLB_PROT_WRITE 0x0C0, 0x100
215 #define EX_DATA_ADDR_READ 0x0E0, 0x100
216 #define EX_DATA_ADDR_WRITE 0x100, 0x100
217 #define EX_FPU_EXCEPTION 0x120, 0x100
218 #define EX_TRAPA 0x160, 0x100
219 #define EX_BREAKPOINT 0x1E0, 0x100
220 #define EX_FPU_DISABLED 0x800, 0x100
221 #define EX_SLOT_FPU_DISABLED 0x820, 0x100
223 #define SH4_WRITE_STORE_QUEUE(addr,val) sh4r.store_queue[(addr>>2)&0xF] = val;
225 #ifdef __cplusplus
226 }
227 #endif
228 #endif
.