Search
lxdream.org :: lxdream/src/sh4/ia64abi.h
lxdream 0.9.1
released Jun 29
Download Now
filename src/sh4/ia64abi.h
changeset 605:6ecdb604306b
prev604:1024c3a9cb88
next669:ab344e42bca9
author nkeynes
date Fri Jan 25 05:38:26 2008 +0000 (12 years ago)
permissions -rw-r--r--
last change Fix dangling references to recovery_posn
view annotate diff log raw
     1 /**
     2  * $Id$
     3  * 
     4  * Provides the implementation for the ia32 ABI (eg prologue, epilogue, and
     5  * calling conventions)
     6  *
     7  * Copyright (c) 2007 Nathan Keynes.
     8  *
     9  * This program is free software; you can redistribute it and/or modify
    10  * it under the terms of the GNU General Public License as published by
    11  * the Free Software Foundation; either version 2 of the License, or
    12  * (at your option) any later version.
    13  *
    14  * This program is distributed in the hope that it will be useful,
    15  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    16  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    17  * GNU General Public License for more details.
    18  */
    20 #ifndef __lxdream_x86_64abi_H
    21 #define __lxdream_x86_64abi_H 1
    23 #include <unwind.h>
    25 #define load_ptr( reg, ptr ) load_imm64( reg, (uint64_t)ptr );
    27 /**
    28  * Note: clobbers EAX to make the indirect call - this isn't usually
    29  * a problem since the callee will usually clobber it anyway.
    30  * Size: 12 bytes
    31  */
    32 #define CALL_FUNC0_SIZE 12
    33 static inline void call_func0( void *ptr )
    34 {
    35     load_imm64(R_EAX, (uint64_t)ptr);
    36     CALL_r32(R_EAX);
    37 }
    39 #define CALL_FUNC1_SIZE 14
    40 static inline void call_func1( void *ptr, int arg1 )
    41 {
    42     MOV_r32_r32(arg1, R_EDI);
    43     call_func0(ptr);
    44 }
    46 #define CALL_FUNC2_SIZE 16
    47 static inline void call_func2( void *ptr, int arg1, int arg2 )
    48 {
    49     MOV_r32_r32(arg1, R_EDI);
    50     MOV_r32_r32(arg2, R_ESI);
    51     call_func0(ptr);
    52 }
    54 #define MEM_WRITE_DOUBLE_SIZE 35
    55 /**
    56  * Write a double (64-bit) value into memory, with the first word in arg2a, and
    57  * the second in arg2b
    58  */
    59 static inline void MEM_WRITE_DOUBLE( int addr, int arg2a, int arg2b )
    60 {
    61     PUSH_r32(arg2b);
    62     PUSH_r32(addr);
    63     call_func2(sh4_write_long, addr, arg2a);
    64     POP_r32(R_EDI);
    65     POP_r32(R_ESI);
    66     ADD_imm8s_r32(4, R_EDI);
    67     call_func0(sh4_write_long);
    68 }
    70 #define MEM_READ_DOUBLE_SIZE 43
    71 /**
    72  * Read a double (64-bit) value from memory, writing the first word into arg2a
    73  * and the second into arg2b. The addr must not be in EAX
    74  */
    75 static inline void MEM_READ_DOUBLE( int addr, int arg2a, int arg2b )
    76 {
    77     REXW(); SUB_imm8s_r32( 8, R_ESP );
    78     PUSH_r32(addr);
    79     call_func1(sh4_read_long, addr);
    80     POP_r32(R_EDI);
    81     PUSH_r32(R_EAX);
    82     ADD_imm8s_r32(4, R_EDI);
    83     call_func0(sh4_read_long);
    84     MOV_r32_r32(R_EAX, arg2b);
    85     POP_r32(arg2a);
    86     REXW(); ADD_imm8s_r32( 8, R_ESP );
    87 }
    90 /**
    91  * Emit the 'start of block' assembly. Sets up the stack frame and save
    92  * SI/DI as required
    93  */
    94 void sh4_translate_begin_block( sh4addr_t pc ) 
    95 {
    96     PUSH_r32(R_EBP);
    97     /* mov &sh4r, ebp */
    98     load_ptr( R_EBP, &sh4r );
   100     sh4_x86.in_delay_slot = FALSE;
   101     sh4_x86.priv_checked = FALSE;
   102     sh4_x86.fpuen_checked = FALSE;
   103     sh4_x86.branch_taken = FALSE;
   104     sh4_x86.backpatch_posn = 0;
   105     sh4_x86.block_start_pc = pc;
   106     sh4_x86.tlb_on = IS_MMU_ENABLED();
   107     sh4_x86.tstate = TSTATE_NONE;
   108 }
   110 /**
   111  * Exit the block with sh4r.pc already written
   112  */
   113 void exit_block_pcset( sh4addr_t pc )
   114 {
   115     load_imm32( R_ECX, ((pc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5
   116     ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );    // 6
   117     load_spreg( R_EAX, R_PC );
   118     if( sh4_x86.tlb_on ) {
   119 	call_func1(xlat_get_code_by_vma,R_EAX);
   120     } else {
   121 	call_func1(xlat_get_code,R_EAX);
   122     }
   123     POP_r32(R_EBP);
   124     RET();
   125 }
   127 /**
   128  * Exit the block with sh4r.new_pc written with the target address
   129  */
   130 void exit_block_newpcset( sh4addr_t pc )
   131 {
   132     load_imm32( R_ECX, ((pc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5
   133     ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );    // 6
   134     load_spreg( R_EAX, R_NEW_PC );
   135     store_spreg( R_EAX, R_PC );
   136     if( sh4_x86.tlb_on ) {
   137 	call_func1(xlat_get_code_by_vma,R_EAX);
   138     } else {
   139 	call_func1(xlat_get_code,R_EAX);
   140     }
   141     POP_r32(R_EBP);
   142     RET();
   143 }
   145 #define EXIT_BLOCK_SIZE(pc) (25 + (IS_IN_ICACHE(pc)?10:CALL_FUNC1_SIZE))
   146 /**
   147  * Exit the block to an absolute PC
   148  */
   149 void exit_block( sh4addr_t pc, sh4addr_t endpc )
   150 {
   151     load_imm32( R_ECX, pc );                            // 5
   152     store_spreg( R_ECX, REG_OFFSET(pc) );               // 3
   153     if( IS_IN_ICACHE(pc) ) {
   154 	REXW(); MOV_moff32_EAX( xlat_get_lut_entry(pc) );
   155     } else if( sh4_x86.tlb_on ) {
   156 	call_func1(xlat_get_code_by_vma, R_ECX);
   157     } else {
   158 	call_func1(xlat_get_code,R_ECX);
   159     }
   160     REXW(); AND_imm8s_r32( 0xFC, R_EAX ); // 4
   161     load_imm32( R_ECX, ((endpc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5
   162     ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );     // 6
   163     POP_r32(R_EBP);
   164     RET();
   165 }
   168 #define EXIT_BLOCK_REL_SIZE(pc)  (28 + (IS_IN_ICACHE(pc)?10:CALL_FUNC1_SIZE))
   170 /**
   171  * Exit the block to a relative PC
   172  */
   173 void exit_block_rel( sh4addr_t pc, sh4addr_t endpc )
   174 {
   175     load_imm32( R_ECX, pc - sh4_x86.block_start_pc );   // 5
   176     ADD_sh4r_r32( R_PC, R_ECX );
   177     store_spreg( R_ECX, REG_OFFSET(pc) );               // 3
   178     if( IS_IN_ICACHE(pc) ) {
   179 	REXW(); MOV_moff32_EAX( xlat_get_lut_entry(GET_ICACHE_PHYS(pc)) ); // 5
   180     } else if( sh4_x86.tlb_on ) {
   181 	call_func1(xlat_get_code_by_vma,R_ECX);
   182     } else {
   183 	call_func1(xlat_get_code,R_ECX);
   184     }
   185     REXW(); AND_imm8s_r32( 0xFC, R_EAX ); // 4
   186     load_imm32( R_ECX, ((endpc - sh4_x86.block_start_pc)>>1)*sh4_cpu_period ); // 5
   187     ADD_r32_sh4r( R_ECX, REG_OFFSET(slice_cycle) );     // 6
   188     POP_r32(R_EBP);
   189     RET();
   190 }
   192 /**
   193  * Write the block trailer (exception handling block)
   194  */
   195 void sh4_translate_end_block( sh4addr_t pc ) {
   196     if( sh4_x86.branch_taken == FALSE ) {
   197 	// Didn't exit unconditionally already, so write the termination here
   198 	exit_block_rel( pc, pc );
   199     }
   200     if( sh4_x86.backpatch_posn != 0 ) {
   201 	unsigned int i;
   202 	// Raise exception
   203 	uint8_t *end_ptr = xlat_output;
   204 	MOV_r32_r32( R_EDX, R_ECX );
   205 	ADD_r32_r32( R_EDX, R_ECX );
   206 	ADD_r32_sh4r( R_ECX, R_PC );
   207 	MOV_moff32_EAX( &sh4_cpu_period );
   208 	MUL_r32( R_EDX );
   209 	ADD_r32_sh4r( R_EAX, REG_OFFSET(slice_cycle) );
   211 	call_func0( sh4_raise_exception );
   212 	load_spreg( R_EAX, R_PC );
   213 	if( sh4_x86.tlb_on ) {
   214 	    call_func1(xlat_get_code_by_vma,R_EAX);
   215 	} else {
   216 	    call_func1(xlat_get_code,R_EAX);
   217 	}
   218 	POP_r32(R_EBP);
   219 	RET();
   221 	// Exception already raised - just cleanup
   222 	uint8_t *preexc_ptr = xlat_output;
   223 	MOV_r32_r32( R_EDX, R_ECX );
   224 	ADD_r32_r32( R_EDX, R_ECX );
   225 	ADD_r32_sh4r( R_ECX, R_SPC );
   226 	MOV_moff32_EAX( &sh4_cpu_period );
   227 	MUL_r32( R_EDX );
   228 	ADD_r32_sh4r( R_EAX, REG_OFFSET(slice_cycle) );
   229 	load_spreg( R_EDI, R_PC );
   230 	if( sh4_x86.tlb_on ) {
   231 	    call_func0(xlat_get_code_by_vma);
   232 	} else {
   233 	    call_func0(xlat_get_code);
   234 	}
   235 	POP_r32(R_EBP);
   236 	RET();
   238 	for( i=0; i< sh4_x86.backpatch_posn; i++ ) {
   239 	    uint32_t *fixup_addr = (uint32_t *)&xlat_current_block->code[sh4_x86.backpatch_list[i].fixup_offset];
   240 	    *fixup_addr = xlat_output - (uint8_t *)&xlat_current_block->code[sh4_x86.backpatch_list[i].fixup_offset] - 4;
   241 	    if( sh4_x86.backpatch_list[i].exc_code < 0 ) {
   242 		load_imm32( R_EDX, sh4_x86.backpatch_list[i].fixup_icount );
   243 		int stack_adj = -1 - sh4_x86.backpatch_list[i].exc_code;
   244 		if( stack_adj > 0 ) { 
   245 		    ADD_imm8s_r32( stack_adj*4, R_ESP );
   246 		}
   247 		int rel = preexc_ptr - xlat_output;
   248 		JMP_rel(rel);
   249 	    } else {
   250 		load_imm32( R_EDI, sh4_x86.backpatch_list[i].exc_code );
   251 		load_imm32( R_EDX, sh4_x86.backpatch_list[i].fixup_icount );
   252 		int rel = end_ptr - xlat_output;
   253 		JMP_rel(rel);
   254 	    }
   255 	}
   256     }
   257 }
   259 _Unwind_Reason_Code xlat_check_frame( struct _Unwind_Context *context, void *arg )
   260 {
   261     void *rbp = (void *)_Unwind_GetGR(context, 6);
   262     if( rbp == (void *)&sh4r ) { 
   263         void **result = (void **)arg;
   264         *result = (void *)_Unwind_GetIP(context);
   265         return _URC_NORMAL_STOP;
   266     }
   268     return _URC_NO_REASON;
   269 }
   271 void *xlat_get_native_pc()
   272 {
   273     struct _Unwind_Exception exc;
   275     void *result = NULL;
   276     _Unwind_Backtrace( xlat_check_frame, &result );
   277     return result;
   278 }
   280 #endif
.