2 * $Id: sh4core.h,v 1.26 2007-10-06 09:03:24 nkeynes Exp $
4 * This file defines the internal functions exported/used by the SH4 core,
5 * except for disassembly functions defined in sh4dasm.h
7 * Copyright (c) 2005 Nathan Keynes.
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
23 #include <glib/gtypes.h>
37 * SH4 is running normally
39 #define SH4_STATE_RUNNING 1
41 * SH4 is not executing instructions but all peripheral modules are still
44 #define SH4_STATE_SLEEP 2
46 * SH4 is not executing instructions, DMAC is halted, but all other peripheral
47 * modules are still running
49 #define SH4_STATE_DEEP_SLEEP 3
51 * SH4 is not executing instructions and all peripheral modules are also
52 * stopped. As close as you can get to powered-off without actually being
55 #define SH4_STATE_STANDBY 4
58 #define PENDING_EVENT 2
60 struct sh4_registers {
62 uint32_t sr, pr, pc, fpscr;
63 uint32_t t, m, q, s; /* really boolean - 0 or 1 */
68 uint32_t gbr, ssr, spc, sgr, dbr, vbr;
70 uint32_t r_bank[8]; /* hidden banked registers */
71 int32_t store_queue[16]; /* technically 2 banks of 32 bytes */
73 uint32_t new_pc; /* Not a real register, but used to handle delay slots */
74 uint32_t event_pending; /* slice cycle time of the next pending event, or FFFFFFFF
75 when no events are pending */
76 uint32_t event_types; /* bit 0 = IRQ pending, bit 1 = general event pending */
77 int in_delay_slot; /* flag to indicate the current instruction is in
78 * a delay slot (certain rules apply) */
79 uint32_t slice_cycle; /* Current nanosecond within the timeslice */
80 int sh4_state; /* Current power-on state (one of the SH4_STATE_* values ) */
83 extern struct sh4_registers sh4r;
84 extern struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
85 extern int sh4_breakpoint_count;
88 /* Public functions */
89 void sh4_set_use_xlat( gboolean use );
90 void sh4_init( void );
91 void sh4_reset( void );
93 void sh4_runto( uint32_t pc, uint32_t count );
94 void sh4_runfor( uint32_t count );
95 int sh4_isrunning( void );
96 void sh4_stop( void );
97 void sh4_set_pc( int );
98 void sh4_sleep( void );
99 void sh4_fsca( uint32_t angle, float *fr );
100 void sh4_ftrv( float *fv, float *xmtrx );
101 void signsat48(void);
103 gboolean sh4_execute_instruction( void );
104 gboolean sh4_raise_exception( int );
105 gboolean sh4_raise_trap( int );
106 gboolean sh4_raise_slot_exception( int, int );
107 gboolean sh4_raise_tlb_exception( int );
108 void sh4_set_breakpoint( uint32_t pc, int type );
109 gboolean sh4_clear_breakpoint( uint32_t pc, int type );
110 int sh4_get_breakpoint( uint32_t pc );
111 void sh4_accept_interrupt( void );
113 #define BREAK_ONESHOT 1
117 int64_t sh4_read_quad( sh4addr_t addr );
118 int32_t sh4_read_long( sh4addr_t addr );
119 int32_t sh4_read_word( sh4addr_t addr );
120 int32_t sh4_read_byte( sh4addr_t addr );
121 void sh4_write_quad( sh4addr_t addr, uint64_t val );
122 void sh4_write_long( sh4addr_t addr, uint32_t val );
123 void sh4_write_word( sh4addr_t addr, uint32_t val );
124 void sh4_write_byte( sh4addr_t addr, uint32_t val );
125 int32_t sh4_read_phys_word( sh4addr_t addr );
126 void sh4_flush_store_queue( sh4addr_t addr );
128 /* SH4 Support methods */
129 uint32_t sh4_read_sr(void);
130 void sh4_write_sr(uint32_t val);
132 /* Peripheral functions */
133 void CPG_reset( void );
134 void TMU_run_slice( uint32_t );
135 void TMU_update_clocks( void );
136 void TMU_reset( void );
137 void TMU_save_state( FILE * );
138 int TMU_load_state( FILE * );
139 void DMAC_reset( void );
140 void DMAC_run_slice( uint32_t );
141 void DMAC_save_state( FILE * );
142 int DMAC_load_state( FILE * );
143 void SCIF_reset( void );
144 void SCIF_run_slice( uint32_t );
145 void SCIF_save_state( FILE *f );
146 int SCIF_load_state( FILE *f );
147 void INTC_reset( void );
148 void INTC_save_state( FILE *f );
149 int INTC_load_state( FILE *f );
150 void MMU_init( void );
151 void MMU_reset( void );
152 void MMU_save_state( FILE *f );
153 int MMU_load_state( FILE *f );
155 void SCIF_update_line_speed(void);
157 #define SIGNEXT4(n) ((((int32_t)(n))<<28)>>28)
158 #define SIGNEXT8(n) ((int32_t)((int8_t)(n)))
159 #define SIGNEXT12(n) ((((int32_t)(n))<<20)>>20)
160 #define SIGNEXT16(n) ((int32_t)((int16_t)(n)))
161 #define SIGNEXT32(n) ((int64_t)((int32_t)(n)))
162 #define SIGNEXT48(n) ((((int64_t)(n))<<16)>>16)
164 /* Status Register (SR) bits */
165 #define SR_MD 0x40000000 /* Processor mode ( User=0, Privileged=1 ) */
166 #define SR_RB 0x20000000 /* Register bank (priviledged mode only) */
167 #define SR_BL 0x10000000 /* Exception/interupt block (1 = masked) */
168 #define SR_FD 0x00008000 /* FPU disable */
169 #define SR_M 0x00000200
170 #define SR_Q 0x00000100
171 #define SR_IMASK 0x000000F0 /* Interrupt mask level */
172 #define SR_S 0x00000002 /* Saturation operation for MAC instructions */
173 #define SR_T 0x00000001 /* True/false or carry/borrow */
174 #define SR_MASK 0x700083F3
175 #define SR_MQSTMASK 0xFFFFFCFC /* Mask to clear the flags we're keeping separately */
177 #define IS_SH4_PRIVMODE() (sh4r.sr&SR_MD)
178 #define SH4_INTMASK() ((sh4r.sr&SR_IMASK)>>4)
179 #define SH4_EVENT_PENDING() (sh4r.event_pending <= sh4r.slice_cycle && !sh4r.in_delay_slot)
181 #define FPSCR_FR 0x00200000 /* FPU register bank */
182 #define FPSCR_SZ 0x00100000 /* FPU transfer size (0=32 bits, 1=64 bits) */
183 #define FPSCR_PR 0x00080000 /* Precision (0=32 bites, 1=64 bits) */
184 #define FPSCR_DN 0x00040000 /* Denormalization mode (1 = treat as 0) */
185 #define FPSCR_CAUSE 0x0003F000
186 #define FPSCR_ENABLE 0x00000F80
187 #define FPSCR_FLAG 0x0000007C
188 #define FPSCR_RM 0x00000003 /* Rounding mode (0=nearest, 1=to zero) */
190 #define IS_FPU_DOUBLEPREC() (sh4r.fpscr&FPSCR_PR)
191 #define IS_FPU_DOUBLESIZE() (sh4r.fpscr&FPSCR_SZ)
192 #define IS_FPU_ENABLED() ((sh4r.sr&SR_FD)==0)
194 #define FR(x) sh4r.fr_bank[(x)^1]
195 #define DRF(x) ((double *)sh4r.fr_bank)[x]
196 #define XF(x) sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21][(x)^1]
197 #define XDR(x) ((double *)(sh4r.fr[((~sh4r.fpscr)&FPSCR_FR)>>21]))[x]
198 #define DRb(x,b) ((double *)(sh4r.fr[((b ? (~sh4r.fpscr) : sh4r.fpscr)&FPSCR_FR)>>21]))[x]
199 #define DR(x) DRb((x>>1), (x&1))
200 #define FPULf *((float *)&sh4r.fpul)
201 #define FPULi (sh4r.fpul)
203 /* CPU-generated exception code/vector pairs */
204 #define EXC_POWER_RESET 0x000 /* vector special */
205 #define EXC_MANUAL_RESET 0x020
206 #define EXC_DATA_ADDR_READ 0x0E0
207 #define EXC_DATA_ADDR_WRITE 0x100
208 #define EXC_SLOT_ILLEGAL 0x1A0
209 #define EXC_ILLEGAL 0x180
210 #define EXC_TRAP 0x160
211 #define EXC_FPU_DISABLED 0x800
212 #define EXC_SLOT_FPU_DISABLED 0x820
214 /* Exceptions (for use with sh4_raise_exception) */
216 #define EX_ILLEGAL_INSTRUCTION 0x180, 0x100
217 #define EX_SLOT_ILLEGAL 0x1A0, 0x100
218 #define EX_TLB_MISS_READ 0x040, 0x400
219 #define EX_TLB_MISS_WRITE 0x060, 0x400
220 #define EX_INIT_PAGE_WRITE 0x080, 0x100
221 #define EX_TLB_PROT_READ 0x0A0, 0x100
222 #define EX_TLB_PROT_WRITE 0x0C0, 0x100
223 #define EX_DATA_ADDR_READ 0x0E0, 0x100
224 #define EX_DATA_ADDR_WRITE 0x100, 0x100
225 #define EX_FPU_EXCEPTION 0x120, 0x100
226 #define EX_TRAPA 0x160, 0x100
227 #define EX_BREAKPOINT 0x1E0, 0x100
228 #define EX_FPU_DISABLED 0x800, 0x100
229 #define EX_SLOT_FPU_DISABLED 0x820, 0x100
231 #define SH4_WRITE_STORE_QUEUE(addr,val) sh4r.store_queue[(addr>>2)&0xF] = val;
.