filename | src/sh4/sh4core.h |
changeset | 953:f4a156508ad1 |
prev | 927:17b6b9e245d8 |
next | 968:6fb1481859a4 |
author | nkeynes |
date | Thu Jan 15 04:15:11 2009 +0000 (15 years ago) |
permissions | -rw-r--r-- |
last change | Add support for the Intel ICC compiler (C only, icc doesn't support Obj-C) - Rename Obj-C source to .m - Separate paths.c into paths_unix.c and paths_osx.m - Add configuration detection of ICC, along with specific opt flags |
view | annotate | diff | log | raw |
1 /**
2 * $Id$
3 *
4 * This file defines the internal functions used by the SH4 core,
5 *
6 * Copyright (c) 2005-2008 Nathan Keynes.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 */
19 #ifndef lxdream_sh4core_H
20 #define lxdream_sh4core_H 1
22 #include <glib/gtypes.h>
23 #include <stdint.h>
24 #include <stdio.h>
25 #include "mem.h"
26 #include "sh4/sh4.h"
28 #ifdef __cplusplus
29 extern "C" {
30 #endif
32 /* Breakpoint data structure */
33 extern struct breakpoint_struct sh4_breakpoints[MAX_BREAKPOINTS];
34 extern int sh4_breakpoint_count;
35 extern gboolean sh4_starting;
37 /**
38 * Cached direct pointer to the current instruction page. If AT is on, this
39 * is derived from the ITLB, otherwise this will be the entire memory region.
40 * This is actually a fairly useful optimization, as we can make a lot of
41 * assumptions about the "current page" that we can't make in general for
42 * arbitrary virtual addresses.
43 */
44 struct sh4_icache_struct {
45 sh4ptr_t page; // Page pointer (NULL if no page)
46 sh4vma_t page_vma; // virtual address of the page.
47 sh4addr_t page_ppa; // physical address of the page
48 uint32_t mask; // page mask
49 };
50 extern struct sh4_icache_struct sh4_icache;
52 /**
53 * Test if a given address is contained in the current icache entry
54 */
55 #define IS_IN_ICACHE(addr) (sh4_icache.page_vma == ((addr) & sh4_icache.mask))
56 /**
57 * Return a pointer for the given vma, under the assumption that it is
58 * actually contained in the current icache entry.
59 */
60 #define GET_ICACHE_PTR(addr) (sh4_icache.page + ((addr)-sh4_icache.page_vma))
61 /**
62 * Return the physical (external) address for the given vma, assuming that it is
63 * actually contained in the current icache entry.
64 */
65 #define GET_ICACHE_PHYS(addr) (sh4_icache.page_ppa + ((addr)-sh4_icache.page_vma))
67 /**
68 * Return the virtual (vma) address for the first address past the end of the
69 * cache entry. Assumes that there is in fact a current icache entry.
70 */
71 #define GET_ICACHE_END() (sh4_icache.page_vma + (~sh4_icache.mask) + 1)
74 /**
75 * SH4 vm-exit flag - exit the current block but continue normally
76 */
77 #define CORE_EXIT_CONTINUE 1
79 /**
80 * SH4 vm-exit flag - exit the current block and halt immediately (eg fatal error)
81 */
82 #define CORE_EXIT_HALT 2
84 /**
85 * SH4 vm-exit flag - exit the current block and halt immediately for a system
86 * breakpoint.
87 */
88 #define CORE_EXIT_BREAKPOINT 3
90 /**
91 * SH4 vm-exit flag - exit the current block and continue after performing a full
92 * system reset (dreamcast_reset())
93 */
94 #define CORE_EXIT_SYSRESET 4
96 /**
97 * SH4 vm-exit flag - exit the current block and continue after the next IRQ.
98 */
99 #define CORE_EXIT_SLEEP 5
101 /**
102 * SH4 vm-exit flag - exit the current block and flush all instruction caches (ie
103 * if address translation has changed)
104 */
105 #define CORE_EXIT_FLUSH_ICACHE 6
107 /**
108 * SH4 vm-exit flag - exit the current block following a taken exception. sh4r.spc
109 * is fixed up by recovery rather than sh4r.pc.
110 */
111 #define CORE_EXIT_EXCEPTION 7
113 typedef uint32_t (*sh4_run_slice_fn)(uint32_t);
115 /* SH4 module functions */
116 void sh4_init( void );
117 void sh4_reset( void );
118 void sh4_run( void );
119 void sh4_stop( void );
120 uint32_t sh4_run_slice( uint32_t nanos ); // Run single timeslice using emulator
121 uint32_t sh4_xlat_run_slice( uint32_t nanos ); // Run single timeslice using translator
122 uint32_t sh4_sleep_run_slice( uint32_t nanos ); // Run single timeslice while the CPU is asleep
124 /**
125 * Immediately exit from the currently executing instruction with the given
126 * exit code. This method does not return.
127 */
128 void sh4_core_exit( int exit_code );
130 /**
131 * Exit the current block at the end of the current instruction, flush the
132 * translation cache (completely) and return control to sh4_xlat_run_slice.
133 *
134 * As a special case, if the current instruction is actually the last
135 * instruction in the block (ie it's in a delay slot), this function
136 * returns to allow normal completion of the translation block. Otherwise
137 * this function never returns.
138 *
139 * Must only be invoked (indirectly) from within translated code.
140 */
141 void sh4_flush_icache();
143 /* SH4 peripheral module functions */
144 void CPG_reset( void );
145 void DMAC_reset( void );
146 void DMAC_run_slice( uint32_t );
147 void DMAC_save_state( FILE * );
148 int DMAC_load_state( FILE * );
149 void INTC_reset( void );
150 void INTC_save_state( FILE *f );
151 int INTC_load_state( FILE *f );
152 void MMU_reset( void );
153 void MMU_save_state( FILE *f );
154 int MMU_load_state( FILE *f );
155 void MMU_ldtlb();
156 void CCN_save_state( FILE *f );
157 int CCN_load_state( FILE *f );
158 void SCIF_reset( void );
159 void SCIF_run_slice( uint32_t );
160 void SCIF_save_state( FILE *f );
161 int SCIF_load_state( FILE *f );
162 void SCIF_update_line_speed(void);
163 void TMU_init( void );
164 void TMU_reset( void );
165 void TMU_run_slice( uint32_t );
166 void TMU_save_state( FILE * );
167 int TMU_load_state( FILE * );
168 void TMU_update_clocks( void );
169 void PMM_reset( void );
170 void PMM_write_control( int, uint32_t );
171 void PMM_save_state( FILE * );
172 int PMM_load_state( FILE * );
173 uint32_t PMM_run_slice( uint32_t );
174 uint32_t sh4_translate_run_slice(uint32_t);
175 uint32_t sh4_emulate_run_slice(uint32_t);
177 /* SH4 instruction support methods */
178 mem_region_fn_t FASTCALL sh7750_decode_address( sh4addr_t address );
179 void FASTCALL sh7750_decode_address_copy( sh4addr_t address, mem_region_fn_t result );
180 void FASTCALL sh4_sleep( void );
181 void FASTCALL sh4_fsca( uint32_t angle, float *fr );
182 void FASTCALL sh4_ftrv( float *fv );
183 uint32_t FASTCALL sh4_read_sr(void);
184 void FASTCALL sh4_write_sr(uint32_t val);
185 void FASTCALL sh4_write_fpscr(uint32_t val);
186 void FASTCALL sh4_switch_fr_banks(void);
187 void FASTCALL signsat48(void);
188 gboolean sh4_has_page( sh4vma_t vma );
190 /* SH4 Memory */
191 #define MMU_VMA_ERROR 0x80000000
192 /**
193 * Update the sh4_icache structure to contain the specified vma. If the vma
194 * cannot be resolved, an MMU exception is raised and the function returns
195 * FALSE. Otherwise, returns TRUE and updates sh4_icache accordingly.
196 * Note: If the vma resolves to a non-memory area, sh4_icache will be
197 * invalidated, but the function will still return TRUE.
198 * @return FALSE if an MMU exception was raised, otherwise TRUE.
199 */
200 gboolean FASTCALL mmu_update_icache( sh4vma_t addr );
202 int64_t FASTCALL sh4_read_quad( sh4addr_t addr );
203 int32_t FASTCALL sh4_read_long( sh4addr_t addr );
204 int32_t FASTCALL sh4_read_word( sh4addr_t addr );
205 int32_t FASTCALL sh4_read_byte( sh4addr_t addr );
206 void FASTCALL sh4_write_quad( sh4addr_t addr, uint64_t val );
207 void FASTCALL sh4_write_long( sh4addr_t addr, uint32_t val );
208 void FASTCALL sh4_write_word( sh4addr_t addr, uint32_t val );
209 void FASTCALL sh4_write_byte( sh4addr_t addr, uint32_t val );
210 int32_t sh4_read_phys_word( sh4addr_t addr );
211 void FASTCALL sh4_flush_store_queue( sh4addr_t addr );
212 void FASTCALL sh4_flush_store_queue_mmu( sh4addr_t addr, void *exc );
214 /* SH4 Exceptions */
215 #define EXC_POWER_RESET 0x000 /* reset vector */
216 #define EXC_MANUAL_RESET 0x020 /* reset vector */
217 #define EXC_TLB_MISS_READ 0x040 /* TLB vector */
218 #define EXC_TLB_MISS_WRITE 0x060 /* TLB vector */
219 #define EXC_INIT_PAGE_WRITE 0x080
220 #define EXC_TLB_PROT_READ 0x0A0
221 #define EXC_TLB_PROT_WRITE 0x0C0
222 #define EXC_DATA_ADDR_READ 0x0E0
223 #define EXC_DATA_ADDR_WRITE 0x100
224 #define EXC_TLB_MULTI_HIT 0x140
225 #define EXC_SLOT_ILLEGAL 0x1A0
226 #define EXC_ILLEGAL 0x180
227 #define EXC_TRAP 0x160
228 #define EXC_FPU_DISABLED 0x800
229 #define EXC_SLOT_FPU_DISABLED 0x820
231 #define EXV_EXCEPTION 0x100 /* General exception vector */
232 #define EXV_TLBMISS 0x400 /* TLB-miss exception vector */
233 #define EXV_INTERRUPT 0x600 /* External interrupt vector */
235 void FASTCALL sh4_raise_exception( int );
236 void FASTCALL sh4_raise_reset( int );
237 void FASTCALL sh4_raise_trap( int );
238 void FASTCALL sh4_raise_tlb_exception( int, sh4vma_t );
239 void FASTCALL sh4_raise_tlb_multihit( sh4vma_t );
240 void FASTCALL sh4_accept_interrupt( void );
242 /**
243 * Complete the current instruction as part of a core exit. Prevents the
244 * system from being left in an inconsistent state when an exit is
245 * triggered during a memory write.
246 */
247 void sh4_finalize_instruction( void );
249 /* Status Register (SR) bits */
250 #define SR_MD 0x40000000 /* Processor mode ( User=0, Privileged=1 ) */
251 #define SR_RB 0x20000000 /* Register bank (priviledged mode only) */
252 #define SR_BL 0x10000000 /* Exception/interupt block (1 = masked) */
253 #define SR_FD 0x00008000 /* FPU disable */
254 #define SR_M 0x00000200
255 #define SR_Q 0x00000100
256 #define SR_IMASK 0x000000F0 /* Interrupt mask level */
257 #define SR_S 0x00000002 /* Saturation operation for MAC instructions */
258 #define SR_T 0x00000001 /* True/false or carry/borrow */
259 #define SR_MASK 0x700083F3
260 #define SR_MQSTMASK 0xFFFFFCFC /* Mask to clear the flags we're keeping separately */
261 #define SR_MDRB 0x60000000 /* MD+RB mask for convenience */
263 #define IS_SH4_PRIVMODE() (sh4r.sr&SR_MD)
264 #define SH4_INTMASK() ((sh4r.sr&SR_IMASK)>>4)
265 #define SH4_EVENT_PENDING() (sh4r.event_pending <= sh4r.slice_cycle && !sh4r.in_delay_slot)
267 #define FPSCR_FR 0x00200000 /* FPU register bank */
268 #define FPSCR_SZ 0x00100000 /* FPU transfer size (0=32 bits, 1=64 bits) */
269 #define FPSCR_PR 0x00080000 /* Precision (0=32 bites, 1=64 bits) */
270 #define FPSCR_DN 0x00040000 /* Denormalization mode (1 = treat as 0) */
271 #define FPSCR_CAUSE 0x0003F000
272 #define FPSCR_ENABLE 0x00000F80
273 #define FPSCR_FLAG 0x0000007C
274 #define FPSCR_RM 0x00000003 /* Rounding mode (0=nearest, 1=to zero) */
275 #define FPSCR_MASK 0x003FFFFF
277 #define IS_FPU_DOUBLEPREC() (sh4r.fpscr&FPSCR_PR)
278 #define IS_FPU_DOUBLESIZE() (sh4r.fpscr&FPSCR_SZ)
279 #define IS_FPU_ENABLED() ((sh4r.sr&SR_FD)==0)
281 #define FR(x) sh4r.fr[0][(x)^1]
282 #define DRF(x) *((double *)&sh4r.fr[0][(x)<<1])
283 #define XF(x) sh4r.fr[1][(x)^1]
284 #define XDR(x) *((double *)&sh4r.fr[1][(x)<<1])
285 #define DRb(x,b) *((double *)&sh4r.fr[b][(x)<<1])
286 #define DR(x) *((double *)&sh4r.fr[x&1][x&0x0E])
287 #define FPULf (sh4r.fpul.f)
288 #define FPULi (sh4r.fpul.i)
290 /**************** SH4 internal memory regions *****************/
291 extern struct mem_region_fn p4_region_itlb_addr;
292 extern struct mem_region_fn p4_region_itlb_data;
293 extern struct mem_region_fn p4_region_utlb_addr;
294 extern struct mem_region_fn p4_region_utlb_data;
295 extern struct mem_region_fn p4_region_icache_addr;
296 extern struct mem_region_fn p4_region_icache_data;
297 extern struct mem_region_fn p4_region_ocache_addr;
298 extern struct mem_region_fn p4_region_ocache_data;
302 #ifdef __cplusplus
303 }
304 #endif
306 #endif /* !lxdream_sh4core_H */
.