nkeynes@31 | 1 | /**
|
nkeynes@338 | 2 | * $Id: pvr2.h,v 1.33 2007-01-29 11:24:44 nkeynes Exp $
|
nkeynes@31 | 3 | *
|
nkeynes@103 | 4 | * PVR2 (video chip) functions and macros.
|
nkeynes@31 | 5 | *
|
nkeynes@31 | 6 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@31 | 7 | *
|
nkeynes@31 | 8 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@31 | 9 | * it under the terms of the GNU General Public License as published by
|
nkeynes@31 | 10 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@31 | 11 | * (at your option) any later version.
|
nkeynes@31 | 12 | *
|
nkeynes@31 | 13 | * This program is distributed in the hope that it will be useful,
|
nkeynes@31 | 14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@31 | 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@31 | 16 | * GNU General Public License for more details.
|
nkeynes@31 | 17 | */
|
nkeynes@31 | 18 |
|
nkeynes@103 | 19 | #include "dream.h"
|
nkeynes@103 | 20 | #include "mem.h"
|
nkeynes@144 | 21 | #include "display.h"
|
nkeynes@103 | 22 | #include "pvr2/pvr2mmio.h"
|
nkeynes@103 | 23 | #include <GL/gl.h>
|
nkeynes@1 | 24 |
|
nkeynes@189 | 25 | typedef unsigned int pvraddr_t;
|
nkeynes@189 | 26 | typedef unsigned int pvr64addr_t;
|
nkeynes@1 | 27 |
|
nkeynes@335 | 28 | #define DISPMODE_ENABLE 0x00000001 /* Display enable */
|
nkeynes@335 | 29 | #define DISPMODE_LINEDOUBLE 0x00000002 /* scanline double */
|
nkeynes@335 | 30 | #define DISPMODE_COLFMT 0x0000000C /* Colour mode */
|
nkeynes@335 | 31 | #define DISPMODE_CLOCKDIV 0x08000000 /* Clock divide-by-2 */
|
nkeynes@1 | 32 |
|
nkeynes@1 | 33 | #define DISPSIZE_MODULO 0x3FF00000 /* line skip +1 (32-bit words)*/
|
nkeynes@1 | 34 | #define DISPSIZE_LPF 0x000FFC00 /* lines per field */
|
nkeynes@1 | 35 | #define DISPSIZE_PPL 0x000003FF /* pixel words (32 bit) per line */
|
nkeynes@1 | 36 |
|
nkeynes@103 | 37 | #define DISPCFG_VP 0x00000001 /* V-sync polarity */
|
nkeynes@103 | 38 | #define DISPCFG_HP 0x00000002 /* H-sync polarity */
|
nkeynes@103 | 39 | #define DISPCFG_I 0x00000010 /* Interlace enable */
|
nkeynes@103 | 40 | #define DISPCFG_BS 0x000000C0 /* Broadcast standard */
|
nkeynes@103 | 41 | #define DISPCFG_VO 0x00000100 /* Video output enable */
|
nkeynes@1 | 42 |
|
nkeynes@1 | 43 | #define BS_NTSC 0x00000000
|
nkeynes@1 | 44 | #define BS_PAL 0x00000040
|
nkeynes@1 | 45 | #define BS_PALM 0x00000080 /* ? */
|
nkeynes@1 | 46 | #define BS_PALN 0x000000C0 /* ? */
|
nkeynes@1 | 47 |
|
nkeynes@103 | 48 | #define PVR2_RAM_BASE 0x05000000
|
nkeynes@103 | 49 | #define PVR2_RAM_BASE_INT 0x04000000
|
nkeynes@103 | 50 | #define PVR2_RAM_SIZE (8 * 1024 * 1024)
|
nkeynes@103 | 51 | #define PVR2_RAM_PAGES (PVR2_RAM_SIZE>>12)
|
nkeynes@189 | 52 | #define PVR2_RAM_MASK 0x7FFFFF
|
nkeynes@103 | 53 |
|
nkeynes@222 | 54 | #define RENDER_ZONLY 0
|
nkeynes@222 | 55 | #define RENDER_NORMAL 1 /* Render non-modified polygons */
|
nkeynes@222 | 56 | #define RENDER_CHEAPMOD 2 /* Render cheap-modified polygons */
|
nkeynes@222 | 57 | #define RENDER_FULLMOD 3 /* Render the fully-modified version of the polygons */
|
nkeynes@222 | 58 |
|
nkeynes@1 | 59 | void pvr2_next_frame( void );
|
nkeynes@19 | 60 | void pvr2_set_base_address( uint32_t );
|
nkeynes@133 | 61 | int pvr2_get_frame_count( void );
|
nkeynes@295 | 62 | gboolean pvr2_save_next_scene( const gchar *filename );
|
nkeynes@56 | 63 |
|
nkeynes@103 | 64 | #define PVR2_CMD_END_OF_LIST 0x00
|
nkeynes@103 | 65 | #define PVR2_CMD_USER_CLIP 0x20
|
nkeynes@103 | 66 | #define PVR2_CMD_POLY_OPAQUE 0x80
|
nkeynes@103 | 67 | #define PVR2_CMD_MOD_OPAQUE 0x81
|
nkeynes@103 | 68 | #define PVR2_CMD_POLY_TRANS 0x82
|
nkeynes@103 | 69 | #define PVR2_CMD_MOD_TRANS 0x83
|
nkeynes@103 | 70 | #define PVR2_CMD_POLY_PUNCHOUT 0x84
|
nkeynes@103 | 71 | #define PVR2_CMD_VERTEX 0xE0
|
nkeynes@103 | 72 | #define PVR2_CMD_VERTEX_LAST 0xF0
|
nkeynes@103 | 73 |
|
nkeynes@103 | 74 | #define PVR2_POLY_TEXTURED 0x00000008
|
nkeynes@103 | 75 | #define PVR2_POLY_SPECULAR 0x00000004
|
nkeynes@103 | 76 | #define PVR2_POLY_SHADED 0x00000002
|
nkeynes@103 | 77 | #define PVR2_POLY_UV_16BIT 0x00000001
|
nkeynes@103 | 78 |
|
nkeynes@133 | 79 | #define PVR2_POLY_MODE_CLAMP_RGB 0x00200000
|
nkeynes@133 | 80 | #define PVR2_POLY_MODE_ALPHA 0x00100000
|
nkeynes@133 | 81 | #define PVR2_POLY_MODE_TEXALPHA 0x00080000
|
nkeynes@133 | 82 | #define PVR2_POLY_MODE_FLIP_S 0x00040000
|
nkeynes@133 | 83 | #define PVR2_POLY_MODE_FLIP_T 0x00020000
|
nkeynes@133 | 84 | #define PVR2_POLY_MODE_CLAMP_S 0x00010000
|
nkeynes@133 | 85 | #define PVR2_POLY_MODE_CLAMP_T 0x00008000
|
nkeynes@133 | 86 |
|
nkeynes@337 | 87 | #define PVR2_POLY_FOG_LOOKUP 0x00000000
|
nkeynes@337 | 88 | #define PVR2_POLY_FOG_VERTEX 0x00400000
|
nkeynes@337 | 89 | #define PVR2_POLY_FOG_DISABLED 0x00800000
|
nkeynes@337 | 90 | #define PVR2_POLY_FOG_LOOKUP2 0x00C00000
|
nkeynes@337 | 91 |
|
nkeynes@337 | 92 |
|
nkeynes@103 | 93 | #define PVR2_TEX_FORMAT_ARGB1555 0x00000000
|
nkeynes@103 | 94 | #define PVR2_TEX_FORMAT_RGB565 0x08000000
|
nkeynes@103 | 95 | #define PVR2_TEX_FORMAT_ARGB4444 0x10000000
|
nkeynes@103 | 96 | #define PVR2_TEX_FORMAT_YUV422 0x18000000
|
nkeynes@103 | 97 | #define PVR2_TEX_FORMAT_BUMPMAP 0x20000000
|
nkeynes@103 | 98 | #define PVR2_TEX_FORMAT_IDX4 0x28000000
|
nkeynes@103 | 99 | #define PVR2_TEX_FORMAT_IDX8 0x30000000
|
nkeynes@103 | 100 |
|
nkeynes@103 | 101 | #define PVR2_TEX_MIPMAP 0x80000000
|
nkeynes@103 | 102 | #define PVR2_TEX_COMPRESSED 0x40000000
|
nkeynes@103 | 103 | #define PVR2_TEX_FORMAT_MASK 0x38000000
|
nkeynes@103 | 104 | #define PVR2_TEX_UNTWIDDLED 0x04000000
|
nkeynes@284 | 105 | #define PVR2_TEX_STRIDE 0x02000000
|
nkeynes@337 | 106 | #define PVR2_TEX_IS_PALETTE(mode) ( (mode & PVR2_TEX_FORMAT_MASK) == PVR2_TEX_FORMAT_IDX4 || (mode&PVR2_TEX_FORMAT_MASK) == PVR2_TEX_FORMAT_IDX8 )
|
nkeynes@337 | 107 |
|
nkeynes@103 | 108 |
|
nkeynes@108 | 109 | #define PVR2_TEX_ADDR(x) ( ((x)&0x01FFFFF)<<3 );
|
nkeynes@103 | 110 | #define PVR2_TEX_IS_MIPMAPPED(x) ( (x) & PVR2_TEX_MIPMAP )
|
nkeynes@103 | 111 | #define PVR2_TEX_IS_COMPRESSED(x) ( (x) & PVR2_TEX_COMPRESSED )
|
nkeynes@103 | 112 | #define PVR2_TEX_IS_TWIDDLED(x) (((x) & PVR2_TEX_UNTWIDDLED) == 0)
|
nkeynes@284 | 113 | #define PVR2_TEX_IS_STRIDE(x) (((x) & 0x06000000) == 0x06000000)
|
nkeynes@103 | 114 |
|
nkeynes@103 | 115 | /****************************** Frame Buffer *****************************/
|
nkeynes@103 | 116 |
|
nkeynes@103 | 117 | /**
|
nkeynes@325 | 118 | * Write a block of data to an address in the DMA range (0x10000000 -
|
nkeynes@325 | 119 | * 0x13FFFFFF), ie TA, YUV, or texture ram.
|
nkeynes@325 | 120 | */
|
nkeynes@325 | 121 | void pvr2_dma_write( sh4addr_t dest, char *src, uint32_t length );
|
nkeynes@325 | 122 |
|
nkeynes@325 | 123 | /**
|
nkeynes@103 | 124 | * Write to the interleaved memory address space (aka 64-bit address space).
|
nkeynes@103 | 125 | */
|
nkeynes@103 | 126 | void pvr2_vram64_write( sh4addr_t dest, char *src, uint32_t length );
|
nkeynes@103 | 127 |
|
nkeynes@103 | 128 | /**
|
nkeynes@282 | 129 | * Write to the interleaved memory address space (aka 64-bit address space),
|
nkeynes@282 | 130 | * using a line length and stride.
|
nkeynes@282 | 131 | */
|
nkeynes@282 | 132 | void pvr2_vram64_write_stride( sh4addr_t dest, char *src, uint32_t line_bytes,
|
nkeynes@282 | 133 | uint32_t line_stride_bytes, uint32_t line_count );
|
nkeynes@282 | 134 |
|
nkeynes@282 | 135 | /**
|
nkeynes@103 | 136 | * Read from the interleaved memory address space (aka 64-bit address space)
|
nkeynes@103 | 137 | */
|
nkeynes@103 | 138 | void pvr2_vram64_read( char *dest, sh4addr_t src, uint32_t length );
|
nkeynes@103 | 139 |
|
nkeynes@127 | 140 | /**
|
nkeynes@310 | 141 | * Read a twiddled image from interleaved memory address space (aka 64-bit address
|
nkeynes@310 | 142 | * space), writing the image to the destination buffer in detwiddled format.
|
nkeynes@310 | 143 | * Width and height must be powers of 2
|
nkeynes@315 | 144 | * This version reads 4-bit pixels.
|
nkeynes@315 | 145 | */
|
nkeynes@315 | 146 | void pvr2_vram64_read_twiddled_4( char *dest, sh4addr_t src, uint32_t width, uint32_t height );
|
nkeynes@315 | 147 |
|
nkeynes@315 | 148 |
|
nkeynes@315 | 149 | /**
|
nkeynes@315 | 150 | * Read a twiddled image from interleaved memory address space (aka 64-bit address
|
nkeynes@315 | 151 | * space), writing the image to the destination buffer in detwiddled format.
|
nkeynes@315 | 152 | * Width and height must be powers of 2
|
nkeynes@310 | 153 | * This version reads 8-bit pixels.
|
nkeynes@310 | 154 | */
|
nkeynes@310 | 155 | void pvr2_vram64_read_twiddled_8( char *dest, sh4addr_t src, uint32_t width, uint32_t height );
|
nkeynes@310 | 156 |
|
nkeynes@310 | 157 | /**
|
nkeynes@310 | 158 | * Read a twiddled image from interleaved memory address space (aka 64-bit address
|
nkeynes@310 | 159 | * space), writing the image to the destination buffer in detwiddled format.
|
nkeynes@310 | 160 | * Width and height must be powers of 2, and src must be 16-bit aligned.
|
nkeynes@310 | 161 | * This version reads 16-bit pixels.
|
nkeynes@310 | 162 | */
|
nkeynes@310 | 163 | void pvr2_vram64_read_twiddled_16( char *dest, sh4addr_t src, uint32_t width, uint32_t height );
|
nkeynes@310 | 164 |
|
nkeynes@310 | 165 | /**
|
nkeynes@284 | 166 | * Read an image from the interleaved memory address space (aka 64-bit address space)
|
nkeynes@284 | 167 | * where the source and destination line sizes may differ. Note that both byte
|
nkeynes@284 | 168 | * counts must be a multiple of 4, and the src address must be 32-bit aligned.
|
nkeynes@284 | 169 | */
|
nkeynes@292 | 170 | void pvr2_vram64_read_stride( char *dest, uint32_t dest_line_bytes, sh4addr_t srcaddr,
|
nkeynes@292 | 171 | uint32_t src_line_bytes, uint32_t line_count );
|
nkeynes@284 | 172 | /**
|
nkeynes@127 | 173 | * Dump a portion of vram to a stream from the interleaved memory address
|
nkeynes@127 | 174 | * space.
|
nkeynes@127 | 175 | */
|
nkeynes@127 | 176 | void pvr2_vram64_dump( sh4addr_t addr, uint32_t length, FILE *f );
|
nkeynes@127 | 177 |
|
nkeynes@315 | 178 |
|
nkeynes@315 | 179 | /**
|
nkeynes@315 | 180 | * Describes a rendering buffer that's actually held in GL, for when we need
|
nkeynes@315 | 181 | * to fetch the bits back to vram.
|
nkeynes@315 | 182 | */
|
nkeynes@315 | 183 | typedef struct pvr2_render_buffer {
|
nkeynes@315 | 184 | sh4addr_t render_addr; /* The actual address rendered to in pvr ram */
|
nkeynes@315 | 185 | uint32_t size; /* Length of rendering region in bytes */
|
nkeynes@315 | 186 | int width, height;
|
nkeynes@315 | 187 | int colour_format;
|
nkeynes@333 | 188 | int scale;
|
nkeynes@315 | 189 | } *pvr2_render_buffer_t;
|
nkeynes@315 | 190 |
|
nkeynes@315 | 191 | /**
|
nkeynes@315 | 192 | * Flush the indicated render buffer back to PVR. Caller is responsible for
|
nkeynes@315 | 193 | * tracking whether there is actually anything in the buffer.
|
nkeynes@315 | 194 | *
|
nkeynes@315 | 195 | * @param buffer A render buffer indicating the address to store to, and the
|
nkeynes@315 | 196 | * format the data needs to be in.
|
nkeynes@315 | 197 | * @param backBuffer TRUE to flush the back buffer, FALSE for
|
nkeynes@315 | 198 | * the front buffer.
|
nkeynes@315 | 199 | */
|
nkeynes@315 | 200 | void pvr2_render_buffer_copy_to_sh4( pvr2_render_buffer_t buffer,
|
nkeynes@315 | 201 | gboolean backBuffer );
|
nkeynes@315 | 202 |
|
nkeynes@315 | 203 | /**
|
nkeynes@315 | 204 | * Copy data from PVR ram into the GL render buffer.
|
nkeynes@315 | 205 | *
|
nkeynes@315 | 206 | * @param buffer A render buffer indicating the address to read from, and the
|
nkeynes@315 | 207 | * format the data is in.
|
nkeynes@315 | 208 | * @param backBuffer TRUE to write the back buffer, FALSE for
|
nkeynes@315 | 209 | * the front buffer.
|
nkeynes@315 | 210 | */
|
nkeynes@315 | 211 | void pvr2_render_buffer_copy_from_sh4( pvr2_render_buffer_t buffer,
|
nkeynes@315 | 212 | gboolean backBuffer );
|
nkeynes@315 | 213 |
|
nkeynes@315 | 214 |
|
nkeynes@315 | 215 | /**
|
nkeynes@315 | 216 | * Invalidate any caching on the supplied SH4 address
|
nkeynes@315 | 217 | */
|
nkeynes@315 | 218 | gboolean pvr2_render_buffer_invalidate( sh4addr_t addr );
|
nkeynes@315 | 219 |
|
nkeynes@315 | 220 |
|
nkeynes@103 | 221 | /**************************** Tile Accelerator ***************************/
|
nkeynes@56 | 222 | /**
|
nkeynes@56 | 223 | * Process the data in the supplied buffer as an array of TA command lists.
|
nkeynes@56 | 224 | * Any excess bytes are held pending until a complete list is sent
|
nkeynes@56 | 225 | */
|
nkeynes@100 | 226 | void pvr2_ta_write( char *buf, uint32_t length );
|
nkeynes@100 | 227 |
|
nkeynes@100 | 228 |
|
nkeynes@103 | 229 | /**
|
nkeynes@103 | 230 | * (Re)initialize the tile accelerator in preparation for the next scene.
|
nkeynes@103 | 231 | * Normally called immediately before commencing polygon transmission.
|
nkeynes@103 | 232 | */
|
nkeynes@103 | 233 | void pvr2_ta_init( void );
|
nkeynes@103 | 234 |
|
nkeynes@282 | 235 |
|
nkeynes@282 | 236 | /****************************** YUV Converter ****************************/
|
nkeynes@282 | 237 |
|
nkeynes@282 | 238 | /**
|
nkeynes@282 | 239 | * Process a block of YUV data.
|
nkeynes@282 | 240 | */
|
nkeynes@282 | 241 | void pvr2_yuv_write( char *buf, uint32_t length );
|
nkeynes@282 | 242 |
|
nkeynes@282 | 243 | /**
|
nkeynes@282 | 244 | * Initialize the YUV converter.
|
nkeynes@282 | 245 | */
|
nkeynes@284 | 246 | void pvr2_yuv_init( uint32_t target_addr );
|
nkeynes@284 | 247 |
|
nkeynes@284 | 248 | void pvr2_yuv_set_config( uint32_t config );
|
nkeynes@282 | 249 |
|
nkeynes@103 | 250 | /********************************* Renderer ******************************/
|
nkeynes@103 | 251 |
|
nkeynes@103 | 252 | /**
|
nkeynes@103 | 253 | * Initialize the rendering pipeline.
|
nkeynes@103 | 254 | * @return TRUE on success, FALSE on failure.
|
nkeynes@103 | 255 | */
|
nkeynes@103 | 256 | gboolean pvr2_render_init( void );
|
nkeynes@103 | 257 |
|
nkeynes@103 | 258 | /**
|
nkeynes@103 | 259 | * Render the current scene stored in PVR ram to the GL back buffer.
|
nkeynes@103 | 260 | */
|
nkeynes@100 | 261 | void pvr2_render_scene( void );
|
nkeynes@103 | 262 |
|
nkeynes@103 | 263 | /**
|
nkeynes@103 | 264 | * Display the scene rendered to the supplied address.
|
nkeynes@103 | 265 | * @return TRUE if there was an available render that was displayed,
|
nkeynes@103 | 266 | * otherwise FALSE (and no action was taken)
|
nkeynes@103 | 267 | */
|
nkeynes@103 | 268 | gboolean pvr2_render_display_frame( uint32_t address );
|
nkeynes@103 | 269 |
|
nkeynes@219 | 270 |
|
nkeynes@219 | 271 | void render_backplane( uint32_t *polygon, uint32_t width, uint32_t height, uint32_t mode );
|
nkeynes@219 | 272 |
|
nkeynes@219 | 273 | void render_set_context( uint32_t *context, int render_mode );
|
nkeynes@219 | 274 |
|
nkeynes@219 | 275 | void pvr2_render_tilebuffer( int width, int height, int clipx1, int clipy1,
|
nkeynes@219 | 276 | int clipx2, int clipy2 );
|
nkeynes@219 | 277 |
|
nkeynes@322 | 278 | float pvr2_render_find_maximum_z();
|
nkeynes@319 | 279 | /**
|
nkeynes@319 | 280 | * Structure to hold a complete unpacked vertex (excluding modifier
|
nkeynes@319 | 281 | * volume parameters - generate separate vertexes in that case).
|
nkeynes@319 | 282 | */
|
nkeynes@319 | 283 | struct vertex_unpacked {
|
nkeynes@319 | 284 | float x,y,z;
|
nkeynes@319 | 285 | float u,v; /* Texture coordinates */
|
nkeynes@319 | 286 | float rgba[4]; /* Fragment colour (RGBA order) */
|
nkeynes@319 | 287 | float offset_rgba[4]; /* Offset color (RGBA order) */
|
nkeynes@319 | 288 | };
|
nkeynes@319 | 289 |
|
nkeynes@319 | 290 | void render_unpacked_vertex_array( uint32_t poly1, struct vertex_unpacked *vertexes[],
|
nkeynes@319 | 291 | int num_vertexes );
|
nkeynes@319 | 292 |
|
nkeynes@319 | 293 | void render_vertex_array( uint32_t poly1, uint32_t *vertexes[], int num_vertexes,
|
nkeynes@319 | 294 | int vertex_size, int render_mode );
|
nkeynes@319 | 295 |
|
nkeynes@103 | 296 | /****************************** Texture Cache ****************************/
|
nkeynes@103 | 297 |
|
nkeynes@103 | 298 | /**
|
nkeynes@108 | 299 | * Initialize the texture cache.
|
nkeynes@103 | 300 | */
|
nkeynes@103 | 301 | void texcache_init( void );
|
nkeynes@103 | 302 |
|
nkeynes@108 | 303 | /**
|
nkeynes@108 | 304 | * Initialize the GL side of the texture cache (texture ids and such).
|
nkeynes@108 | 305 | */
|
nkeynes@108 | 306 | void texcache_gl_init( void );
|
nkeynes@103 | 307 |
|
nkeynes@103 | 308 | /**
|
nkeynes@103 | 309 | * Flush all textures and delete. The cache will be non-functional until
|
nkeynes@103 | 310 | * the next call to texcache_init(). This would typically be done if
|
nkeynes@103 | 311 | * switching GL targets.
|
nkeynes@103 | 312 | */
|
nkeynes@103 | 313 | void texcache_shutdown( void );
|
nkeynes@103 | 314 |
|
nkeynes@103 | 315 | /**
|
nkeynes@103 | 316 | * Evict all textures contained in the page identified by a texture address.
|
nkeynes@103 | 317 | */
|
nkeynes@103 | 318 | void texcache_invalidate_page( uint32_t texture_addr );
|
nkeynes@103 | 319 |
|
nkeynes@103 | 320 | /**
|
nkeynes@103 | 321 | * Return a texture ID for the texture specified at the supplied address
|
nkeynes@103 | 322 | * and given parameters (the same sequence of bytes could in theory have
|
nkeynes@103 | 323 | * multiple interpretations). We use the texture address as the primary
|
nkeynes@103 | 324 | * index, but allow for multiple instances at each address. The texture
|
nkeynes@103 | 325 | * will be bound to the GL_TEXTURE_2D target before being returned.
|
nkeynes@103 | 326 | *
|
nkeynes@103 | 327 | * If the texture has already been bound, return the ID to which it was
|
nkeynes@103 | 328 | * bound. Otherwise obtain an unused texture ID and set it up appropriately.
|
nkeynes@103 | 329 | */
|
nkeynes@103 | 330 | GLuint texcache_get_texture( uint32_t texture_addr, int width, int height,
|
nkeynes@103 | 331 | int mode );
|
nkeynes@221 | 332 |
|
nkeynes@221 | 333 | /************************* Rendering support macros **************************/
|
nkeynes@221 | 334 | #define POLY1_DEPTH_MODE(poly1) ( pvr2_poly_depthmode[(poly1)>>29] )
|
nkeynes@221 | 335 | #define POLY1_DEPTH_ENABLE(poly1) (((poly1)&0x04000000) == 0 )
|
nkeynes@221 | 336 | #define POLY1_CULL_MODE(poly1) (((poly1)>>27)&0x03)
|
nkeynes@221 | 337 | #define POLY1_TEXTURED(poly1) (((poly1)&0x02000000))
|
nkeynes@221 | 338 | #define POLY1_SPECULAR(poly1) (((poly1)&0x01000000))
|
nkeynes@319 | 339 | #define POLY1_GOURAUD_SHADED(poly1) ((poly1)&0x00800000)
|
nkeynes@221 | 340 | #define POLY1_SHADE_MODEL(poly1) (((poly1)&0x00800000) ? GL_SMOOTH : GL_FLAT)
|
nkeynes@221 | 341 | #define POLY1_UV16(poly1) (((poly1)&0x00400000))
|
nkeynes@221 | 342 | #define POLY1_SINGLE_TILE(poly1) (((poly1)&0x00200000))
|
nkeynes@221 | 343 |
|
nkeynes@221 | 344 | #define POLY2_SRC_BLEND(poly2) ( pvr2_poly_srcblend[(poly2) >> 29] )
|
nkeynes@221 | 345 | #define POLY2_DEST_BLEND(poly2) ( pvr2_poly_dstblend[((poly2)>>26)&0x07] )
|
nkeynes@322 | 346 | #define POLY2_SRC_BLEND_TARGET(poly2) ((poly2)&0x02000000)
|
nkeynes@322 | 347 | #define POLY2_DEST_BLEND_TARGET(poly2) ((poly2)&0x01000000)
|
nkeynes@337 | 348 | #define POLY2_FOG_MODE(poly2) ((poly2)&0x00C00000)
|
nkeynes@221 | 349 | #define POLY2_COLOUR_CLAMP_ENABLE(poly2) ((poly2)&0x00200000)
|
nkeynes@322 | 350 | #define POLY2_ALPHA_ENABLE(poly2) ((poly2)&0x00100000)
|
nkeynes@322 | 351 | #define POLY2_TEX_ALPHA_ENABLE(poly2) (((poly2)&0x00080000) == 0 )
|
nkeynes@322 | 352 | #define POLY2_TEX_CLAMP_U(poly2) ((poly2)&0x00010000)
|
nkeynes@322 | 353 | #define POLY2_TEX_CLAMP_V(poly2) ((poly2)&0x00008000)
|
nkeynes@221 | 354 | #define POLY2_TEX_WIDTH(poly2) ( 1<< ((((poly2) >> 3) & 0x07 ) + 3) )
|
nkeynes@221 | 355 | #define POLY2_TEX_HEIGHT(poly2) ( 1<< (((poly2) & 0x07 ) + 3) )
|
nkeynes@338 | 356 | #define POLY2_TEX_BLEND(poly2) (((poly2) >> 6)&0x03)
|
nkeynes@221 | 357 | extern int pvr2_poly_depthmode[8];
|
nkeynes@221 | 358 | extern int pvr2_poly_srcblend[8];
|
nkeynes@221 | 359 | extern int pvr2_poly_dstblend[8];
|
nkeynes@221 | 360 | extern int pvr2_poly_texblend[4];
|
nkeynes@221 | 361 | extern int pvr2_render_colour_format[8];
|
nkeynes@221 | 362 |
|
nkeynes@221 | 363 | float halftofloat(uint16_t half);
|