nkeynes@31 | 1 | /**
|
nkeynes@586 | 2 | * $Id$
|
nkeynes@31 | 3 | *
|
nkeynes@31 | 4 | * Support for the miscellaneous ASIC functions (Primarily event multiplexing,
|
nkeynes@31 | 5 | * and DMA).
|
nkeynes@31 | 6 | *
|
nkeynes@31 | 7 | * Copyright (c) 2005 Nathan Keynes.
|
nkeynes@31 | 8 | *
|
nkeynes@31 | 9 | * This program is free software; you can redistribute it and/or modify
|
nkeynes@31 | 10 | * it under the terms of the GNU General Public License as published by
|
nkeynes@31 | 11 | * the Free Software Foundation; either version 2 of the License, or
|
nkeynes@31 | 12 | * (at your option) any later version.
|
nkeynes@31 | 13 | *
|
nkeynes@31 | 14 | * This program is distributed in the hope that it will be useful,
|
nkeynes@31 | 15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
nkeynes@31 | 16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
nkeynes@31 | 17 | * GNU General Public License for more details.
|
nkeynes@31 | 18 | */
|
nkeynes@35 | 19 |
|
nkeynes@35 | 20 | #define MODULE asic_module
|
nkeynes@35 | 21 |
|
nkeynes@1 | 22 | #include <assert.h>
|
nkeynes@137 | 23 | #include <stdlib.h>
|
nkeynes@1 | 24 | #include "dream.h"
|
nkeynes@1 | 25 | #include "mem.h"
|
nkeynes@1 | 26 | #include "sh4/intc.h"
|
nkeynes@56 | 27 | #include "sh4/dmac.h"
|
nkeynes@586 | 28 | #include "sh4/sh4.h"
|
nkeynes@2 | 29 | #include "dreamcast.h"
|
nkeynes@25 | 30 | #include "maple/maple.h"
|
nkeynes@25 | 31 | #include "gdrom/ide.h"
|
nkeynes@422 | 32 | #include "pvr2/pvr2.h"
|
nkeynes@15 | 33 | #include "asic.h"
|
nkeynes@1 | 34 | #define MMIO_IMPL
|
nkeynes@1 | 35 | #include "asic.h"
|
nkeynes@1 | 36 | /*
|
nkeynes@1 | 37 | * Open questions:
|
nkeynes@1 | 38 | * 1) Does changing the mask after event occurance result in the
|
nkeynes@1 | 39 | * interrupt being delivered immediately?
|
nkeynes@1 | 40 | * TODO: Logic diagram of ASIC event/interrupt logic.
|
nkeynes@1 | 41 | *
|
nkeynes@1 | 42 | * ... don't even get me started on the "EXTDMA" page, about which, apparently,
|
nkeynes@1 | 43 | * practically nothing is publicly known...
|
nkeynes@1 | 44 | */
|
nkeynes@1 | 45 |
|
nkeynes@155 | 46 | static void asic_check_cleared_events( void );
|
nkeynes@155 | 47 | static void asic_init( void );
|
nkeynes@155 | 48 | static void asic_reset( void );
|
nkeynes@302 | 49 | static uint32_t asic_run_slice( uint32_t nanosecs );
|
nkeynes@155 | 50 | static void asic_save_state( FILE *f );
|
nkeynes@155 | 51 | static int asic_load_state( FILE *f );
|
nkeynes@302 | 52 | static uint32_t g2_update_fifo_status( uint32_t slice_cycle );
|
nkeynes@155 | 53 |
|
nkeynes@302 | 54 | struct dreamcast_module asic_module = { "ASIC", asic_init, asic_reset, NULL, asic_run_slice,
|
nkeynes@736 | 55 | NULL, asic_save_state, asic_load_state };
|
nkeynes@15 | 56 |
|
nkeynes@302 | 57 | #define G2_BIT5_TICKS 60
|
nkeynes@302 | 58 | #define G2_BIT4_TICKS 160
|
nkeynes@302 | 59 | #define G2_BIT0_ON_TICKS 120
|
nkeynes@302 | 60 | #define G2_BIT0_OFF_TICKS 420
|
nkeynes@137 | 61 |
|
nkeynes@137 | 62 | struct asic_g2_state {
|
nkeynes@302 | 63 | int bit5_off_timer;
|
nkeynes@302 | 64 | int bit4_on_timer;
|
nkeynes@302 | 65 | int bit4_off_timer;
|
nkeynes@302 | 66 | int bit0_on_timer;
|
nkeynes@302 | 67 | int bit0_off_timer;
|
nkeynes@155 | 68 | };
|
nkeynes@155 | 69 |
|
nkeynes@155 | 70 | static struct asic_g2_state g2_state;
|
nkeynes@155 | 71 |
|
nkeynes@302 | 72 | static uint32_t asic_run_slice( uint32_t nanosecs )
|
nkeynes@302 | 73 | {
|
nkeynes@302 | 74 | g2_update_fifo_status(nanosecs);
|
nkeynes@302 | 75 | if( g2_state.bit5_off_timer <= (int32_t)nanosecs ) {
|
nkeynes@736 | 76 | g2_state.bit5_off_timer = -1;
|
nkeynes@302 | 77 | } else {
|
nkeynes@736 | 78 | g2_state.bit5_off_timer -= nanosecs;
|
nkeynes@302 | 79 | }
|
nkeynes@302 | 80 |
|
nkeynes@302 | 81 | if( g2_state.bit4_off_timer <= (int32_t)nanosecs ) {
|
nkeynes@736 | 82 | g2_state.bit4_off_timer = -1;
|
nkeynes@302 | 83 | } else {
|
nkeynes@736 | 84 | g2_state.bit4_off_timer -= nanosecs;
|
nkeynes@302 | 85 | }
|
nkeynes@302 | 86 | if( g2_state.bit4_on_timer <= (int32_t)nanosecs ) {
|
nkeynes@736 | 87 | g2_state.bit4_on_timer = -1;
|
nkeynes@302 | 88 | } else {
|
nkeynes@736 | 89 | g2_state.bit4_on_timer -= nanosecs;
|
nkeynes@302 | 90 | }
|
nkeynes@736 | 91 |
|
nkeynes@302 | 92 | if( g2_state.bit0_off_timer <= (int32_t)nanosecs ) {
|
nkeynes@736 | 93 | g2_state.bit0_off_timer = -1;
|
nkeynes@302 | 94 | } else {
|
nkeynes@736 | 95 | g2_state.bit0_off_timer -= nanosecs;
|
nkeynes@302 | 96 | }
|
nkeynes@302 | 97 | if( g2_state.bit0_on_timer <= (int32_t)nanosecs ) {
|
nkeynes@736 | 98 | g2_state.bit0_on_timer = -1;
|
nkeynes@302 | 99 | } else {
|
nkeynes@736 | 100 | g2_state.bit0_on_timer -= nanosecs;
|
nkeynes@302 | 101 | }
|
nkeynes@736 | 102 |
|
nkeynes@302 | 103 | return nanosecs;
|
nkeynes@302 | 104 | }
|
nkeynes@302 | 105 |
|
nkeynes@155 | 106 | static void asic_init( void )
|
nkeynes@155 | 107 | {
|
nkeynes@155 | 108 | register_io_region( &mmio_region_ASIC );
|
nkeynes@155 | 109 | register_io_region( &mmio_region_EXTDMA );
|
nkeynes@155 | 110 | asic_reset();
|
nkeynes@155 | 111 | }
|
nkeynes@155 | 112 |
|
nkeynes@155 | 113 | static void asic_reset( void )
|
nkeynes@155 | 114 | {
|
nkeynes@302 | 115 | memset( &g2_state, 0xFF, sizeof(g2_state) );
|
nkeynes@155 | 116 | }
|
nkeynes@155 | 117 |
|
nkeynes@155 | 118 | static void asic_save_state( FILE *f )
|
nkeynes@155 | 119 | {
|
nkeynes@155 | 120 | fwrite( &g2_state, sizeof(g2_state), 1, f );
|
nkeynes@155 | 121 | }
|
nkeynes@155 | 122 |
|
nkeynes@155 | 123 | static int asic_load_state( FILE *f )
|
nkeynes@155 | 124 | {
|
nkeynes@155 | 125 | if( fread( &g2_state, sizeof(g2_state), 1, f ) != 1 )
|
nkeynes@736 | 126 | return 1;
|
nkeynes@155 | 127 | else
|
nkeynes@736 | 128 | return 0;
|
nkeynes@155 | 129 | }
|
nkeynes@155 | 130 |
|
nkeynes@137 | 131 |
|
nkeynes@302 | 132 | /**
|
nkeynes@302 | 133 | * Setup the timers for the 3 FIFO status bits following a write through the G2
|
nkeynes@302 | 134 | * bus from the SH4 side. The timing is roughly as follows: (times are
|
nkeynes@302 | 135 | * approximate based on software readings - I wouldn't take this as gospel but
|
nkeynes@302 | 136 | * it seems to be enough to fool most programs).
|
nkeynes@302 | 137 | * 0ns: Bit 5 (Input fifo?) goes high immediately on the write
|
nkeynes@302 | 138 | * 40ns: Bit 5 goes low and bit 4 goes high
|
nkeynes@302 | 139 | * 120ns: Bit 4 goes low, bit 0 goes high
|
nkeynes@302 | 140 | * 240ns: Bit 0 goes low.
|
nkeynes@302 | 141 | *
|
nkeynes@302 | 142 | * Additional writes while the FIFO is in operation extend the time that the
|
nkeynes@302 | 143 | * bits remain high as one might expect, without altering the time at which
|
nkeynes@302 | 144 | * they initially go high.
|
nkeynes@302 | 145 | */
|
nkeynes@137 | 146 | void asic_g2_write_word()
|
nkeynes@137 | 147 | {
|
nkeynes@302 | 148 | if( g2_state.bit5_off_timer < (int32_t)sh4r.slice_cycle ) {
|
nkeynes@736 | 149 | g2_state.bit5_off_timer = sh4r.slice_cycle + G2_BIT5_TICKS;
|
nkeynes@302 | 150 | } else {
|
nkeynes@736 | 151 | g2_state.bit5_off_timer += G2_BIT5_TICKS;
|
nkeynes@302 | 152 | }
|
nkeynes@302 | 153 |
|
nkeynes@302 | 154 | if( g2_state.bit4_on_timer < (int32_t)sh4r.slice_cycle ) {
|
nkeynes@736 | 155 | g2_state.bit4_on_timer = sh4r.slice_cycle + G2_BIT5_TICKS;
|
nkeynes@302 | 156 | }
|
nkeynes@302 | 157 |
|
nkeynes@302 | 158 | if( g2_state.bit4_off_timer < (int32_t)sh4r.slice_cycle ) {
|
nkeynes@736 | 159 | g2_state.bit4_off_timer = g2_state.bit4_on_timer + G2_BIT4_TICKS;
|
nkeynes@302 | 160 | } else {
|
nkeynes@736 | 161 | g2_state.bit4_off_timer += G2_BIT4_TICKS;
|
nkeynes@302 | 162 | }
|
nkeynes@302 | 163 |
|
nkeynes@302 | 164 | if( g2_state.bit0_on_timer < (int32_t)sh4r.slice_cycle ) {
|
nkeynes@736 | 165 | g2_state.bit0_on_timer = sh4r.slice_cycle + G2_BIT0_ON_TICKS;
|
nkeynes@302 | 166 | }
|
nkeynes@302 | 167 |
|
nkeynes@302 | 168 | if( g2_state.bit0_off_timer < (int32_t)sh4r.slice_cycle ) {
|
nkeynes@736 | 169 | g2_state.bit0_off_timer = g2_state.bit0_on_timer + G2_BIT0_OFF_TICKS;
|
nkeynes@137 | 170 | } else {
|
nkeynes@736 | 171 | g2_state.bit0_off_timer += G2_BIT0_OFF_TICKS;
|
nkeynes@137 | 172 | }
|
nkeynes@302 | 173 |
|
nkeynes@137 | 174 | MMIO_WRITE( ASIC, G2STATUS, MMIO_READ(ASIC, G2STATUS) | 0x20 );
|
nkeynes@137 | 175 | }
|
nkeynes@137 | 176 |
|
nkeynes@302 | 177 | static uint32_t g2_update_fifo_status( uint32_t nanos )
|
nkeynes@137 | 178 | {
|
nkeynes@302 | 179 | uint32_t val = MMIO_READ( ASIC, G2STATUS );
|
nkeynes@302 | 180 | if( ((uint32_t)g2_state.bit5_off_timer) <= nanos ) {
|
nkeynes@736 | 181 | val = val & (~0x20);
|
nkeynes@736 | 182 | g2_state.bit5_off_timer = -1;
|
nkeynes@163 | 183 | }
|
nkeynes@302 | 184 | if( ((uint32_t)g2_state.bit4_on_timer) <= nanos ) {
|
nkeynes@736 | 185 | val = val | 0x10;
|
nkeynes@736 | 186 | g2_state.bit4_on_timer = -1;
|
nkeynes@302 | 187 | }
|
nkeynes@302 | 188 | if( ((uint32_t)g2_state.bit4_off_timer) <= nanos ) {
|
nkeynes@736 | 189 | val = val & (~0x10);
|
nkeynes@736 | 190 | g2_state.bit4_off_timer = -1;
|
nkeynes@302 | 191 | }
|
nkeynes@302 | 192 |
|
nkeynes@302 | 193 | if( ((uint32_t)g2_state.bit0_on_timer) <= nanos ) {
|
nkeynes@736 | 194 | val = val | 0x01;
|
nkeynes@736 | 195 | g2_state.bit0_on_timer = -1;
|
nkeynes@302 | 196 | }
|
nkeynes@302 | 197 | if( ((uint32_t)g2_state.bit0_off_timer) <= nanos ) {
|
nkeynes@736 | 198 | val = val & (~0x01);
|
nkeynes@736 | 199 | g2_state.bit0_off_timer = -1;
|
nkeynes@302 | 200 | }
|
nkeynes@302 | 201 |
|
nkeynes@302 | 202 | MMIO_WRITE( ASIC, G2STATUS, val );
|
nkeynes@302 | 203 | return val;
|
nkeynes@137 | 204 | }
|
nkeynes@137 | 205 |
|
nkeynes@302 | 206 | static int g2_read_status() {
|
nkeynes@302 | 207 | return g2_update_fifo_status( sh4r.slice_cycle );
|
nkeynes@302 | 208 | }
|
nkeynes@302 | 209 |
|
nkeynes@20 | 210 |
|
nkeynes@155 | 211 | void asic_event( int event )
|
nkeynes@1 | 212 | {
|
nkeynes@155 | 213 | int offset = ((event&0x60)>>3);
|
nkeynes@155 | 214 | int result = (MMIO_READ(ASIC, PIRQ0 + offset)) |= (1<<(event&0x1F));
|
nkeynes@155 | 215 |
|
nkeynes@155 | 216 | if( result & MMIO_READ(ASIC, IRQA0 + offset) )
|
nkeynes@155 | 217 | intc_raise_interrupt( INT_IRQ13 );
|
nkeynes@155 | 218 | if( result & MMIO_READ(ASIC, IRQB0 + offset) )
|
nkeynes@155 | 219 | intc_raise_interrupt( INT_IRQ11 );
|
nkeynes@155 | 220 | if( result & MMIO_READ(ASIC, IRQC0 + offset) )
|
nkeynes@155 | 221 | intc_raise_interrupt( INT_IRQ9 );
|
nkeynes@305 | 222 |
|
nkeynes@305 | 223 | if( event >= 64 ) { /* Third word */
|
nkeynes@736 | 224 | asic_event( EVENT_CASCADE2 );
|
nkeynes@305 | 225 | } else if( event >= 32 ) { /* Second word */
|
nkeynes@736 | 226 | asic_event( EVENT_CASCADE1 );
|
nkeynes@305 | 227 | }
|
nkeynes@1 | 228 | }
|
nkeynes@1 | 229 |
|
nkeynes@155 | 230 | void asic_clear_event( int event ) {
|
nkeynes@155 | 231 | int offset = ((event&0x60)>>3);
|
nkeynes@155 | 232 | uint32_t result = MMIO_READ(ASIC, PIRQ0 + offset) & (~(1<<(event&0x1F)));
|
nkeynes@155 | 233 | MMIO_WRITE( ASIC, PIRQ0 + offset, result );
|
nkeynes@305 | 234 | if( result == 0 ) {
|
nkeynes@736 | 235 | /* clear cascades if necessary */
|
nkeynes@736 | 236 | if( event >= 64 ) {
|
nkeynes@736 | 237 | MMIO_WRITE( ASIC, PIRQ0, MMIO_READ( ASIC, PIRQ0 ) & 0x7FFFFFFF );
|
nkeynes@736 | 238 | } else if( event >= 32 ) {
|
nkeynes@736 | 239 | MMIO_WRITE( ASIC, PIRQ0, MMIO_READ( ASIC, PIRQ0 ) & 0xBFFFFFFF );
|
nkeynes@736 | 240 | }
|
nkeynes@305 | 241 | }
|
nkeynes@736 | 242 |
|
nkeynes@155 | 243 | asic_check_cleared_events();
|
nkeynes@155 | 244 | }
|
nkeynes@155 | 245 |
|
nkeynes@155 | 246 | void asic_check_cleared_events( )
|
nkeynes@155 | 247 | {
|
nkeynes@155 | 248 | int i, setA = 0, setB = 0, setC = 0;
|
nkeynes@155 | 249 | uint32_t bits;
|
nkeynes@594 | 250 | for( i=0; i<12; i+=4 ) {
|
nkeynes@736 | 251 | bits = MMIO_READ( ASIC, PIRQ0 + i );
|
nkeynes@736 | 252 | setA |= (bits & MMIO_READ(ASIC, IRQA0 + i ));
|
nkeynes@736 | 253 | setB |= (bits & MMIO_READ(ASIC, IRQB0 + i ));
|
nkeynes@736 | 254 | setC |= (bits & MMIO_READ(ASIC, IRQC0 + i ));
|
nkeynes@155 | 255 | }
|
nkeynes@155 | 256 | if( setA == 0 )
|
nkeynes@736 | 257 | intc_clear_interrupt( INT_IRQ13 );
|
nkeynes@155 | 258 | if( setB == 0 )
|
nkeynes@736 | 259 | intc_clear_interrupt( INT_IRQ11 );
|
nkeynes@155 | 260 | if( setC == 0 )
|
nkeynes@736 | 261 | intc_clear_interrupt( INT_IRQ9 );
|
nkeynes@155 | 262 | }
|
nkeynes@155 | 263 |
|
nkeynes@594 | 264 | void asic_event_mask_changed( )
|
nkeynes@594 | 265 | {
|
nkeynes@594 | 266 | int i, setA = 0, setB = 0, setC = 0;
|
nkeynes@594 | 267 | uint32_t bits;
|
nkeynes@594 | 268 | for( i=0; i<12; i+=4 ) {
|
nkeynes@736 | 269 | bits = MMIO_READ( ASIC, PIRQ0 + i );
|
nkeynes@736 | 270 | setA |= (bits & MMIO_READ(ASIC, IRQA0 + i ));
|
nkeynes@736 | 271 | setB |= (bits & MMIO_READ(ASIC, IRQB0 + i ));
|
nkeynes@736 | 272 | setC |= (bits & MMIO_READ(ASIC, IRQC0 + i ));
|
nkeynes@594 | 273 | }
|
nkeynes@594 | 274 | if( setA == 0 )
|
nkeynes@736 | 275 | intc_clear_interrupt( INT_IRQ13 );
|
nkeynes@594 | 276 | else
|
nkeynes@736 | 277 | intc_raise_interrupt( INT_IRQ13 );
|
nkeynes@594 | 278 | if( setB == 0 )
|
nkeynes@736 | 279 | intc_clear_interrupt( INT_IRQ11 );
|
nkeynes@594 | 280 | else
|
nkeynes@736 | 281 | intc_raise_interrupt( INT_IRQ11 );
|
nkeynes@594 | 282 | if( setC == 0 )
|
nkeynes@736 | 283 | intc_clear_interrupt( INT_IRQ9 );
|
nkeynes@594 | 284 | else
|
nkeynes@736 | 285 | intc_raise_interrupt( INT_IRQ9 );
|
nkeynes@594 | 286 | }
|
nkeynes@594 | 287 |
|
nkeynes@279 | 288 | void g2_dma_transfer( int channel )
|
nkeynes@279 | 289 | {
|
nkeynes@279 | 290 | uint32_t offset = channel << 5;
|
nkeynes@279 | 291 |
|
nkeynes@302 | 292 | if( MMIO_READ( EXTDMA, G2DMA0CTL1 + offset ) == 1 ) {
|
nkeynes@736 | 293 | if( MMIO_READ( EXTDMA, G2DMA0CTL2 + offset ) == 1 ) {
|
nkeynes@736 | 294 | uint32_t extaddr = MMIO_READ( EXTDMA, G2DMA0EXT + offset );
|
nkeynes@736 | 295 | uint32_t sh4addr = MMIO_READ( EXTDMA, G2DMA0SH4 + offset );
|
nkeynes@736 | 296 | uint32_t length = MMIO_READ( EXTDMA, G2DMA0SIZ + offset ) & 0x1FFFFFFF;
|
nkeynes@736 | 297 | uint32_t dir = MMIO_READ( EXTDMA, G2DMA0DIR + offset );
|
nkeynes@736 | 298 | // uint32_t mode = MMIO_READ( EXTDMA, G2DMA0MOD + offset );
|
nkeynes@736 | 299 | unsigned char buf[length];
|
nkeynes@736 | 300 | if( dir == 0 ) { /* SH4 to device */
|
nkeynes@736 | 301 | mem_copy_from_sh4( buf, sh4addr, length );
|
nkeynes@736 | 302 | mem_copy_to_sh4( extaddr, buf, length );
|
nkeynes@736 | 303 | } else { /* Device to SH4 */
|
nkeynes@736 | 304 | mem_copy_from_sh4( buf, extaddr, length );
|
nkeynes@736 | 305 | mem_copy_to_sh4( sh4addr, buf, length );
|
nkeynes@736 | 306 | }
|
nkeynes@736 | 307 | MMIO_WRITE( EXTDMA, G2DMA0CTL2 + offset, 0 );
|
nkeynes@736 | 308 | asic_event( EVENT_G2_DMA0 + channel );
|
nkeynes@736 | 309 | } else {
|
nkeynes@736 | 310 | MMIO_WRITE( EXTDMA, G2DMA0CTL2 + offset, 0 );
|
nkeynes@736 | 311 | }
|
nkeynes@279 | 312 | }
|
nkeynes@279 | 313 | }
|
nkeynes@155 | 314 |
|
nkeynes@155 | 315 | void asic_ide_dma_transfer( )
|
nkeynes@155 | 316 | {
|
nkeynes@158 | 317 | if( MMIO_READ( EXTDMA, IDEDMACTL2 ) == 1 ) {
|
nkeynes@736 | 318 | if( MMIO_READ( EXTDMA, IDEDMACTL1 ) == 1 ) {
|
nkeynes@736 | 319 | MMIO_WRITE( EXTDMA, IDEDMATXSIZ, 0 );
|
nkeynes@736 | 320 |
|
nkeynes@736 | 321 | uint32_t addr = MMIO_READ( EXTDMA, IDEDMASH4 );
|
nkeynes@736 | 322 | uint32_t length = MMIO_READ( EXTDMA, IDEDMASIZ );
|
nkeynes@736 | 323 | // int dir = MMIO_READ( EXTDMA, IDEDMADIR );
|
nkeynes@736 | 324 |
|
nkeynes@736 | 325 | uint32_t xfer = ide_read_data_dma( addr, length );
|
nkeynes@736 | 326 | MMIO_WRITE( EXTDMA, IDEDMATXSIZ, xfer );
|
nkeynes@736 | 327 | MMIO_WRITE( EXTDMA, IDEDMACTL2, 0 );
|
nkeynes@736 | 328 | } else { /* 0 */
|
nkeynes@736 | 329 | MMIO_WRITE( EXTDMA, IDEDMACTL2, 0 );
|
nkeynes@736 | 330 | }
|
nkeynes@155 | 331 | }
|
nkeynes@155 | 332 | }
|
nkeynes@155 | 333 |
|
nkeynes@325 | 334 | void pvr_dma_transfer( )
|
nkeynes@325 | 335 | {
|
nkeynes@325 | 336 | sh4addr_t destaddr = MMIO_READ( ASIC, PVRDMADEST) &0x1FFFFFE0;
|
nkeynes@325 | 337 | uint32_t count = MMIO_READ( ASIC, PVRDMACNT );
|
nkeynes@430 | 338 | unsigned char *data = alloca( count );
|
nkeynes@325 | 339 | uint32_t rcount = DMAC_get_buffer( 2, data, count );
|
nkeynes@325 | 340 | if( rcount != count )
|
nkeynes@736 | 341 | WARN( "PVR received %08X bytes from DMA, expected %08X", rcount, count );
|
nkeynes@736 | 342 |
|
nkeynes@325 | 343 | pvr2_dma_write( destaddr, data, rcount );
|
nkeynes@736 | 344 |
|
nkeynes@325 | 345 | MMIO_WRITE( ASIC, PVRDMACTL, 0 );
|
nkeynes@325 | 346 | MMIO_WRITE( ASIC, PVRDMACNT, 0 );
|
nkeynes@325 | 347 | if( destaddr & 0x01000000 ) { /* Write to texture RAM */
|
nkeynes@736 | 348 | MMIO_WRITE( ASIC, PVRDMADEST, destaddr + rcount );
|
nkeynes@325 | 349 | }
|
nkeynes@325 | 350 | asic_event( EVENT_PVR_DMA );
|
nkeynes@325 | 351 | }
|
nkeynes@155 | 352 |
|
nkeynes@728 | 353 | void sort_dma_transfer( )
|
nkeynes@728 | 354 | {
|
nkeynes@728 | 355 | sh4addr_t table_addr = MMIO_READ( ASIC, SORTDMATBL );
|
nkeynes@728 | 356 | sh4addr_t data_addr = MMIO_READ( ASIC, SORTDMADATA );
|
nkeynes@728 | 357 | int table_size = MMIO_READ( ASIC, SORTDMATSIZ );
|
nkeynes@753 | 358 | int addr_shift = MMIO_READ( ASIC, SORTDMAASIZ ) ? 5 : 0;
|
nkeynes@753 | 359 | int count = 1;
|
nkeynes@736 | 360 |
|
nkeynes@753 | 361 | uint32_t *table32 = (uint32_t *)mem_get_region( table_addr );
|
nkeynes@753 | 362 | uint16_t *table16 = (uint16_t *)table32;
|
nkeynes@753 | 363 | uint32_t next = table_size ? (*table32++) : (uint32_t)(*table16++);
|
nkeynes@753 | 364 | while(1) {
|
nkeynes@753 | 365 | next &= 0x07FFFFFF;
|
nkeynes@753 | 366 | if( next == 1 ) {
|
nkeynes@753 | 367 | next = table_size ? (*table32++) : (uint32_t)(*table16++);
|
nkeynes@753 | 368 | count++;
|
nkeynes@753 | 369 | continue;
|
nkeynes@753 | 370 | } else if( next == 2 ) {
|
nkeynes@753 | 371 | asic_event( EVENT_SORT_DMA );
|
nkeynes@753 | 372 | break;
|
nkeynes@753 | 373 | }
|
nkeynes@753 | 374 | uint32_t *data = (uint32_t *)mem_get_region(data_addr + (next<<addr_shift));
|
nkeynes@753 | 375 | if( data == NULL ) {
|
nkeynes@753 | 376 | break;
|
nkeynes@753 | 377 | }
|
nkeynes@753 | 378 |
|
nkeynes@753 | 379 | uint32_t *poly = pvr2_ta_find_polygon_context(data, 128);
|
nkeynes@753 | 380 | if( poly == NULL ) {
|
nkeynes@753 | 381 | asic_event( EVENT_SORT_DMA_ERR );
|
nkeynes@753 | 382 | break;
|
nkeynes@753 | 383 | }
|
nkeynes@753 | 384 | uint32_t size = poly[6] & 0xFF;
|
nkeynes@753 | 385 | if( size == 0 ) {
|
nkeynes@753 | 386 | size = 0x100;
|
nkeynes@753 | 387 | }
|
nkeynes@753 | 388 | next = poly[7];
|
nkeynes@753 | 389 | pvr2_ta_write( (unsigned char *)data, size<<5 );
|
nkeynes@753 | 390 | }
|
nkeynes@753 | 391 |
|
nkeynes@753 | 392 | MMIO_WRITE( ASIC, SORTDMACNT, count );
|
nkeynes@753 | 393 | MMIO_WRITE( ASIC, SORTDMACTL, 0 );
|
nkeynes@728 | 394 | }
|
nkeynes@728 | 395 |
|
nkeynes@1 | 396 | void mmio_region_ASIC_write( uint32_t reg, uint32_t val )
|
nkeynes@1 | 397 | {
|
nkeynes@1 | 398 | switch( reg ) {
|
nkeynes@125 | 399 | case PIRQ1:
|
nkeynes@736 | 400 | break; /* Treat this as read-only for the moment */
|
nkeynes@56 | 401 | case PIRQ0:
|
nkeynes@736 | 402 | val = val & 0x3FFFFFFF; /* Top two bits aren't clearable */
|
nkeynes@736 | 403 | MMIO_WRITE( ASIC, reg, MMIO_READ(ASIC, reg)&~val );
|
nkeynes@736 | 404 | asic_check_cleared_events();
|
nkeynes@736 | 405 | break;
|
nkeynes@56 | 406 | case PIRQ2:
|
nkeynes@736 | 407 | /* Clear any events */
|
nkeynes@736 | 408 | val = MMIO_READ(ASIC, reg)&(~val);
|
nkeynes@736 | 409 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@736 | 410 | if( val == 0 ) { /* all clear - clear the cascade bit */
|
nkeynes@736 | 411 | MMIO_WRITE( ASIC, PIRQ0, MMIO_READ( ASIC, PIRQ0 ) & 0x7FFFFFFF );
|
nkeynes@736 | 412 | }
|
nkeynes@736 | 413 | asic_check_cleared_events();
|
nkeynes@736 | 414 | break;
|
nkeynes@594 | 415 | case IRQA0:
|
nkeynes@594 | 416 | case IRQA1:
|
nkeynes@594 | 417 | case IRQA2:
|
nkeynes@594 | 418 | case IRQB0:
|
nkeynes@594 | 419 | case IRQB1:
|
nkeynes@594 | 420 | case IRQB2:
|
nkeynes@594 | 421 | case IRQC0:
|
nkeynes@594 | 422 | case IRQC1:
|
nkeynes@594 | 423 | case IRQC2:
|
nkeynes@736 | 424 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@736 | 425 | asic_event_mask_changed();
|
nkeynes@736 | 426 | break;
|
nkeynes@244 | 427 | case SYSRESET:
|
nkeynes@736 | 428 | if( val == 0x7611 ) {
|
nkeynes@736 | 429 | dreamcast_reset();
|
nkeynes@736 | 430 | } else {
|
nkeynes@736 | 431 | WARN( "Unknown value %08X written to SYSRESET port", val );
|
nkeynes@736 | 432 | }
|
nkeynes@736 | 433 | break;
|
nkeynes@56 | 434 | case MAPLE_STATE:
|
nkeynes@736 | 435 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@736 | 436 | if( val & 1 ) {
|
nkeynes@736 | 437 | uint32_t maple_addr = MMIO_READ( ASIC, MAPLE_DMA) &0x1FFFFFE0;
|
nkeynes@736 | 438 | maple_handle_buffer( maple_addr );
|
nkeynes@736 | 439 | MMIO_WRITE( ASIC, reg, 0 );
|
nkeynes@736 | 440 | }
|
nkeynes@736 | 441 | break;
|
nkeynes@325 | 442 | case PVRDMADEST:
|
nkeynes@736 | 443 | MMIO_WRITE( ASIC, reg, (val & 0x03FFFFE0) | 0x10000000 );
|
nkeynes@736 | 444 | break;
|
nkeynes@325 | 445 | case PVRDMACNT:
|
nkeynes@736 | 446 | MMIO_WRITE( ASIC, reg, val & 0x00FFFFE0 );
|
nkeynes@736 | 447 | break;
|
nkeynes@56 | 448 | case PVRDMACTL: /* Initiate PVR DMA transfer */
|
nkeynes@736 | 449 | val = val & 0x01;
|
nkeynes@736 | 450 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@736 | 451 | if( val == 1 ) {
|
nkeynes@736 | 452 | pvr_dma_transfer();
|
nkeynes@736 | 453 | }
|
nkeynes@736 | 454 | break;
|
nkeynes@728 | 455 | case SORTDMATBL: case SORTDMADATA:
|
nkeynes@728 | 456 | MMIO_WRITE( ASIC, reg, (val & 0x0FFFFFE0) | 0x08000000 );
|
nkeynes@728 | 457 | break;
|
nkeynes@753 | 458 | case SORTDMATSIZ: case SORTDMAASIZ:
|
nkeynes@728 | 459 | MMIO_WRITE( ASIC, reg, (val & 1) );
|
nkeynes@728 | 460 | break;
|
nkeynes@728 | 461 | case SORTDMACTL:
|
nkeynes@728 | 462 | val = val & 1;
|
nkeynes@728 | 463 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@728 | 464 | if( val == 1 ) {
|
nkeynes@728 | 465 | sort_dma_transfer();
|
nkeynes@728 | 466 | }
|
nkeynes@728 | 467 | break;
|
nkeynes@325 | 468 | case MAPLE_DMA:
|
nkeynes@736 | 469 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@736 | 470 | break;
|
nkeynes@56 | 471 | default:
|
nkeynes@736 | 472 | MMIO_WRITE( ASIC, reg, val );
|
nkeynes@1 | 473 | }
|
nkeynes@1 | 474 | }
|
nkeynes@1 | 475 |
|
nkeynes@1 | 476 | int32_t mmio_region_ASIC_read( uint32_t reg )
|
nkeynes@1 | 477 | {
|
nkeynes@1 | 478 | int32_t val;
|
nkeynes@1 | 479 | switch( reg ) {
|
nkeynes@94 | 480 | case PIRQ0:
|
nkeynes@94 | 481 | case PIRQ1:
|
nkeynes@94 | 482 | case PIRQ2:
|
nkeynes@94 | 483 | case IRQA0:
|
nkeynes@94 | 484 | case IRQA1:
|
nkeynes@94 | 485 | case IRQA2:
|
nkeynes@94 | 486 | case IRQB0:
|
nkeynes@94 | 487 | case IRQB1:
|
nkeynes@94 | 488 | case IRQB2:
|
nkeynes@94 | 489 | case IRQC0:
|
nkeynes@94 | 490 | case IRQC1:
|
nkeynes@94 | 491 | case IRQC2:
|
nkeynes@158 | 492 | case MAPLE_STATE:
|
nkeynes@736 | 493 | val = MMIO_READ(ASIC, reg);
|
nkeynes@736 | 494 | return val;
|
nkeynes@94 | 495 | case G2STATUS:
|
nkeynes@736 | 496 | return g2_read_status();
|
nkeynes@94 | 497 | default:
|
nkeynes@736 | 498 | val = MMIO_READ(ASIC, reg);
|
nkeynes@736 | 499 | return val;
|
nkeynes@1 | 500 | }
|
nkeynes@736 | 501 |
|
nkeynes@1 | 502 | }
|
nkeynes@1 | 503 |
|
nkeynes@1 | 504 | MMIO_REGION_WRITE_FN( EXTDMA, reg, val )
|
nkeynes@1 | 505 | {
|
nkeynes@244 | 506 | if( !idereg.interface_enabled && IS_IDE_REGISTER(reg) ) {
|
nkeynes@736 | 507 | return; /* disabled */
|
nkeynes@244 | 508 | }
|
nkeynes@244 | 509 |
|
nkeynes@2 | 510 | switch( reg ) {
|
nkeynes@125 | 511 | case IDEALTSTATUS: /* Device control */
|
nkeynes@736 | 512 | ide_write_control( val );
|
nkeynes@736 | 513 | break;
|
nkeynes@125 | 514 | case IDEDATA:
|
nkeynes@736 | 515 | ide_write_data_pio( val );
|
nkeynes@736 | 516 | break;
|
nkeynes@125 | 517 | case IDEFEAT:
|
nkeynes@736 | 518 | if( ide_can_write_regs() )
|
nkeynes@736 | 519 | idereg.feature = (uint8_t)val;
|
nkeynes@736 | 520 | break;
|
nkeynes@125 | 521 | case IDECOUNT:
|
nkeynes@736 | 522 | if( ide_can_write_regs() )
|
nkeynes@736 | 523 | idereg.count = (uint8_t)val;
|
nkeynes@736 | 524 | break;
|
nkeynes@125 | 525 | case IDELBA0:
|
nkeynes@736 | 526 | if( ide_can_write_regs() )
|
nkeynes@736 | 527 | idereg.lba0 = (uint8_t)val;
|
nkeynes@736 | 528 | break;
|
nkeynes@125 | 529 | case IDELBA1:
|
nkeynes@736 | 530 | if( ide_can_write_regs() )
|
nkeynes@736 | 531 | idereg.lba1 = (uint8_t)val;
|
nkeynes@736 | 532 | break;
|
nkeynes@125 | 533 | case IDELBA2:
|
nkeynes@736 | 534 | if( ide_can_write_regs() )
|
nkeynes@736 | 535 | idereg.lba2 = (uint8_t)val;
|
nkeynes@736 | 536 | break;
|
nkeynes@125 | 537 | case IDEDEV:
|
nkeynes@736 | 538 | if( ide_can_write_regs() )
|
nkeynes@736 | 539 | idereg.device = (uint8_t)val;
|
nkeynes@736 | 540 | break;
|
nkeynes@125 | 541 | case IDECMD:
|
nkeynes@736 | 542 | if( ide_can_write_regs() || val == IDE_CMD_NOP ) {
|
nkeynes@736 | 543 | ide_write_command( (uint8_t)val );
|
nkeynes@736 | 544 | }
|
nkeynes@736 | 545 | break;
|
nkeynes@334 | 546 | case IDEDMASH4:
|
nkeynes@736 | 547 | MMIO_WRITE( EXTDMA, reg, val & 0x1FFFFFE0 );
|
nkeynes@736 | 548 | break;
|
nkeynes@334 | 549 | case IDEDMASIZ:
|
nkeynes@736 | 550 | MMIO_WRITE( EXTDMA, reg, val & 0x01FFFFFE );
|
nkeynes@736 | 551 | break;
|
nkeynes@549 | 552 | case IDEDMADIR:
|
nkeynes@736 | 553 | MMIO_WRITE( EXTDMA, reg, val & 1 );
|
nkeynes@736 | 554 | break;
|
nkeynes@125 | 555 | case IDEDMACTL1:
|
nkeynes@125 | 556 | case IDEDMACTL2:
|
nkeynes@736 | 557 | MMIO_WRITE( EXTDMA, reg, val & 0x01 );
|
nkeynes@736 | 558 | asic_ide_dma_transfer( );
|
nkeynes@736 | 559 | break;
|
nkeynes@244 | 560 | case IDEACTIVATE:
|
nkeynes@736 | 561 | if( val == 0x001FFFFF ) {
|
nkeynes@736 | 562 | idereg.interface_enabled = TRUE;
|
nkeynes@736 | 563 | /* Conventional wisdom says that this is necessary but not
|
nkeynes@736 | 564 | * sufficient to enable the IDE interface.
|
nkeynes@736 | 565 | */
|
nkeynes@736 | 566 | } else if( val == 0x000042FE ) {
|
nkeynes@736 | 567 | idereg.interface_enabled = FALSE;
|
nkeynes@736 | 568 | }
|
nkeynes@736 | 569 | break;
|
nkeynes@549 | 570 | case G2DMA0EXT: case G2DMA0SH4: case G2DMA0SIZ:
|
nkeynes@549 | 571 | case G2DMA1EXT: case G2DMA1SH4: case G2DMA1SIZ:
|
nkeynes@549 | 572 | case G2DMA2EXT: case G2DMA2SH4: case G2DMA2SIZ:
|
nkeynes@549 | 573 | case G2DMA3EXT: case G2DMA3SH4: case G2DMA3SIZ:
|
nkeynes@736 | 574 | MMIO_WRITE( EXTDMA, reg, val & 0x9FFFFFE0 );
|
nkeynes@736 | 575 | break;
|
nkeynes@549 | 576 | case G2DMA0MOD: case G2DMA1MOD: case G2DMA2MOD: case G2DMA3MOD:
|
nkeynes@736 | 577 | MMIO_WRITE( EXTDMA, reg, val & 0x07 );
|
nkeynes@736 | 578 | break;
|
nkeynes@549 | 579 | case G2DMA0DIR: case G2DMA1DIR: case G2DMA2DIR: case G2DMA3DIR:
|
nkeynes@736 | 580 | MMIO_WRITE( EXTDMA, reg, val & 0x01 );
|
nkeynes@736 | 581 | break;
|
nkeynes@302 | 582 | case G2DMA0CTL1:
|
nkeynes@302 | 583 | case G2DMA0CTL2:
|
nkeynes@736 | 584 | MMIO_WRITE( EXTDMA, reg, val & 1);
|
nkeynes@736 | 585 | g2_dma_transfer( 0 );
|
nkeynes@736 | 586 | break;
|
nkeynes@302 | 587 | case G2DMA0STOP:
|
nkeynes@736 | 588 | MMIO_WRITE( EXTDMA, reg, val & 0x37 );
|
nkeynes@736 | 589 | break;
|
nkeynes@302 | 590 | case G2DMA1CTL1:
|
nkeynes@302 | 591 | case G2DMA1CTL2:
|
nkeynes@736 | 592 | MMIO_WRITE( EXTDMA, reg, val & 1);
|
nkeynes@736 | 593 | g2_dma_transfer( 1 );
|
nkeynes@736 | 594 | break;
|
nkeynes@279 | 595 |
|
nkeynes@302 | 596 | case G2DMA1STOP:
|
nkeynes@736 | 597 | MMIO_WRITE( EXTDMA, reg, val & 0x37 );
|
nkeynes@736 | 598 | break;
|
nkeynes@302 | 599 | case G2DMA2CTL1:
|
nkeynes@302 | 600 | case G2DMA2CTL2:
|
nkeynes@736 | 601 | MMIO_WRITE( EXTDMA, reg, val &1 );
|
nkeynes@736 | 602 | g2_dma_transfer( 2 );
|
nkeynes@736 | 603 | break;
|
nkeynes@302 | 604 | case G2DMA2STOP:
|
nkeynes@736 | 605 | MMIO_WRITE( EXTDMA, reg, val & 0x37 );
|
nkeynes@736 | 606 | break;
|
nkeynes@302 | 607 | case G2DMA3CTL1:
|
nkeynes@302 | 608 | case G2DMA3CTL2:
|
nkeynes@736 | 609 | MMIO_WRITE( EXTDMA, reg, val &1 );
|
nkeynes@736 | 610 | g2_dma_transfer( 3 );
|
nkeynes@736 | 611 | break;
|
nkeynes@302 | 612 | case G2DMA3STOP:
|
nkeynes@736 | 613 | MMIO_WRITE( EXTDMA, reg, val & 0x37 );
|
nkeynes@736 | 614 | break;
|
nkeynes@279 | 615 | case PVRDMA2CTL1:
|
nkeynes@279 | 616 | case PVRDMA2CTL2:
|
nkeynes@736 | 617 | if( val != 0 ) {
|
nkeynes@736 | 618 | ERROR( "Write to unimplemented DMA control register %08X", reg );
|
nkeynes@736 | 619 | }
|
nkeynes@736 | 620 | break;
|
nkeynes@125 | 621 | default:
|
nkeynes@736 | 622 | MMIO_WRITE( EXTDMA, reg, val );
|
nkeynes@2 | 623 | }
|
nkeynes@1 | 624 | }
|
nkeynes@1 | 625 |
|
nkeynes@1 | 626 | MMIO_REGION_READ_FN( EXTDMA, reg )
|
nkeynes@1 | 627 | {
|
nkeynes@56 | 628 | uint32_t val;
|
nkeynes@244 | 629 | if( !idereg.interface_enabled && IS_IDE_REGISTER(reg) ) {
|
nkeynes@736 | 630 | return 0xFFFFFFFF; /* disabled */
|
nkeynes@244 | 631 | }
|
nkeynes@244 | 632 |
|
nkeynes@1 | 633 | switch( reg ) {
|
nkeynes@158 | 634 | case IDEALTSTATUS:
|
nkeynes@736 | 635 | val = idereg.status;
|
nkeynes@736 | 636 | return val;
|
nkeynes@158 | 637 | case IDEDATA: return ide_read_data_pio( );
|
nkeynes@158 | 638 | case IDEFEAT: return idereg.error;
|
nkeynes@158 | 639 | case IDECOUNT:return idereg.count;
|
nkeynes@342 | 640 | case IDELBA0: return ide_get_drive_status();
|
nkeynes@158 | 641 | case IDELBA1: return idereg.lba1;
|
nkeynes@158 | 642 | case IDELBA2: return idereg.lba2;
|
nkeynes@158 | 643 | case IDEDEV: return idereg.device;
|
nkeynes@158 | 644 | case IDECMD:
|
nkeynes@736 | 645 | val = ide_read_status();
|
nkeynes@736 | 646 | return val;
|
nkeynes@158 | 647 | default:
|
nkeynes@736 | 648 | val = MMIO_READ( EXTDMA, reg );
|
nkeynes@736 | 649 | return val;
|
nkeynes@1 | 650 | }
|
nkeynes@1 | 651 | }
|
nkeynes@1 | 652 |
|